

# Clause 104 Maintenance Requests #3

Karl Peterson

Heath Stewart



# Overview

Item	Updated?
SCCP PSE/PD Watchdog Timer Overlap	No
SCCP $C_{IN\_CLASS}$	Yes
→ SCCP $t_{REC}$	Yes
→ SCCP $t_{RESET}$ Timing	New
→ SCCP $t_{READSLOT}$ Timing	Yes
→ SCCP $t_{WRITESLOT}$ Timing	Yes
Reduce $T_{F, min}$	New

# PSE and PD SCCP Timers Overlap

## ▶ PSE Table 104-4

Item	Parameter	Symbol	Unit	Min	Max	Class	Type	Additional information
8	Classification time	$T_{\text{Class}}$	ms	—	366	<del>All</del> Classes 0 to 9	All	See 104.4.5
					<u>1300</u>	Classes 10 to 15		

## ▶ PD Table 104-7

...								
15	SCCP watchdog timeout	$T_{\text{SCCP\_watchdog}}$	ms	150	200	<del>A, H, A,</del>	See 104.5.5	
						<del>B, C,</del>		
				<del>1000</del>	<del>1300</del>	<u>E</u>		
				<u>1300</u>	<u>2000</u>			

# SCCP Watchdog Timer

...							
15	SCCP watchdog timeout	$T_{\text{SCCP\_watchdog}}$	ms	150	200	<u>A</u> , <u>B</u> , <u>C</u> , <u>D</u>	See 104.5.5
				<del>1000</del> <u>1300</u>	<del>1300</del> <u>2000</u>	<u>E</u>	

Technical, 802.3cg, Page 93, Table 104-7, Item 15

## Comment:

The PSE and PD SCCP timers overlap. If all commands are executed at maximum timings the PD timeout can occur too aggressively.

## Suggested Remedy:

Change SCCP, min:max for Class E from 1000ms:1300ms to 1300ms:2000ms.

Need to Address: **Consensus**

Solution Details: **Consensus**

Technical, 802.3cg, Page 93, Table 104-7, Item 6b

Need to Address: **Consensus**

Solution Details: **Consensus**

## Comment


- ▶ C<sub>IN\_CLASS</sub> is limited to ensure that excessive rise and fall times do not interfere with SCCP
  - Other timing parameters are affected by C<sub>IN\_CLASS</sub>
  - t<sub>R</sub> and t<sub>F</sub> were generous and can already accommodate C<sub>IN\_CLASS</sub> of up to 0.8uF
- ▶ C<sub>IN\_CLASS</sub>, max is 0.4uF for Type E
- ▶ This value is unnecessarily restrictive and potentially infeasible
  - A reservoir cap is required to maintain PD operation during Reset commands

## Suggested Remedy

Modify Table 104-7, Item 6b

6b	Input capacitance during DO_CLASSIFICATION state	C <sub>IN_Class</sub>	μF	—	0.2	<del>A, A<sub>1</sub></del> <u>B, C, D</u>	All classes <u>Applies during t<sub>R</sub> and t<sub>F</sub> only.</u>
				=	<del>0.4</del> <u>0.8</u>	<u>E</u>	

# SCCP $t_{REC}$ Timing




Parameter	Min	Max
$t_{REC}$	0.27 <u>0.5</u>	<del>0.33</del>
$t_{CHRG}$	0.2	
$V_{CHRG}$	$0.9 \times V_{PUPmin}$	

- ▶  $t_{REC}$  should be treated like  $t_{CHRG}$ 
  - $t_{REC}$  max timing is already constrained by  $t_{READ/WITESLOT}$
  - Real world slew rates between  $V_{TH}$  and  $V_{PUP}$ , rising, cannot be accommodated by existing timing relationships
  - **Propose:** Only a min should be specified, increase min to track  $C_{IN\_CLASS}$  change
- ▶  $t_{CHRG}$  introduces confusion without adding value
  - $t_{CHRG}$  was intended to enable reservoir capacitor recharge but instead interferes by over-constraining charge
  - **Propose:** Remove as redundant to  $t_{REC}$

Need to Address: **Consensus**

Solution Details: **Consensus**

# SCCP Reset Command Timing




Parameter	Min	Max
$t_F$	0.025	0.25
$t_{RSTL}$	8	10.5
$t_{PDH}$	0.7	1.3
$t_{MSP}$	1.8	<del>2.2</del> <u>2.4</u>
$t_{PDL, E}$	2.8	5.2
$t_{PDL, E w/ CRM}$	21	<del>34</del> <u>39</u>
$t_R$	0.025	0.5
$t_{REC}$	<del>0.27</del> <u>0.5</u>	<del>0.33</del>

- ▶  $C_{IN\_CLASS}$  change lengthens real-world Reset component timings
- ▶  $T_{PDL}$  was by far the tightest PD timing accuracy requirement
  - Make rationale and economically feasible by increasing to  $\sim\pm 20\%$
- ▶ Incorporate  $t_{REC}$  change as proposed previously
- ▶ **Propose:** Changes as shown

Need to Address: **Consensus**

Solution Details: **Consensus**

# SCCP $t_{\text{READSLOT}}$ Timing



Parameter	Min	Max
$t_{\text{F}}$	0.025	0.25
$t_{\text{MSR}}$	0.9	<del>1.4</del> <u>1.3</u>
$t_{\text{R0L}}$	1.75	3.25
$t_{\text{R}}$	0.025	0.5
$t_{\text{REC}}$	<del>0.27</del> <u>0.5</u>	<del>0.33</del>
$t_{\text{READSLOT}}$		<del>3.83</del> <u>5</u>


- ▶ Late changes to Read Slot component timing affected  $t_{\text{READSLOT}}$  but were not accounted correctly
  - Original  $t_{\text{READSLOT,max}}$  did not correlate to sum of components
- ▶ Original calcs did not account for PSE and PD discrepancies for  $t_{\text{R}}$  and  $t_{\text{F}}$  in end-to-end systems
- ▶ Incorporate  $t_{\text{REC}}$  change as proposed previously
- ▶ **Propose:** Changes as shown

Need to Address: **Consensus**

Solution Details: **Consensus**



# SCCP $t_{\text{WRITESLOT}}$ Timing




Parameter	Min	Max
$t_{\text{F}}$	0.025	0.25
$t_{\text{W1L}}$	0.09	<del>0.61</del> <u>0.64</u>
$t_{\text{W0L}}$	1.8	<del>2.2</del> <u>2.6</u>
$t_{\text{R}}$	0.025	0.5
$t_{\text{REC}}$	<del>0.27</del> <u>0.5</u>	<del>0.33</del>
$t_{\text{WRITESLOT}}$		<del>2.78</del> <u>3.85</u>

- ▶ Original calcs did not account for PSE and PD discrepancies for  $t_{\text{R}}$  and  $t_{\text{F}}$  in end-to-end systems
- ▶  $C_{\text{IN\_CLASS}}$  change lengthens real-world Write Slot component timings
- ▶ Incorporate  $t_{\text{REC}}$  change as proposed previously
- ▶ **Propose:** Changes as shown

Need to Address: **Consensus**

Solution Details: **Consensus**

# SCCP $t_F$ Timing



Parameter	Min	Max
$t_F$	0.025 <u>0</u>	0.25

- ▶  $t_{F,min}$  is over-specified and serves as a design recommendation while serving no interoperability value
  - Strong negative effect on economic feasibility
- ▶ **Propose:** Change as shown

Need to Address: **Consensus**

Solution Details: **Consensus**

# Figure 104-10 Reset command

Technical, 802.3cg, Page 95, Figure 104-10

## Comment

V\_CHRG and t\_CHRG requirements are limiting without bringing value to the standard.

## Suggested Remedy

Modify Figure 104-10 as shown.

Remove V\_CHRG and associated voltage line.

Remove t\_CHRG arrow and text.

Remove timing reference dashed line at right end of t\_CHRG arrow.




Figure 104-10—Reset command timing diagram

Figure change based on  
proposed changes on slide 6

# Figure 104-11 Write 0/1 slot

Technical, 802.3cg, Page 96, Figure 104-11

## Comment

V\_CHRG and t\_CHRG requirements are limiting without bringing value to the standard.

## Suggested Remedy

Modify Figure 104-11 as shown.

Remove V\_CHRG and associated voltage line.

Remove t\_CHRG arrow and text.

Remove timing reference dashed line at right end of t\_CHRG arrow.




Figure 104-11—Write 0/1 slot timing diagram

Figure change based on  
proposed changes on slide 6

# Figure 104-12 Read 0/1 slot

Technical, 802.3cg, Page 96, Figure 104-12

## Comment

V\_CHRG and t\_CHRG requirements are limiting without bringing value to the standard.

## Suggested Remedy

Modify Figure 104-12 as shown.

Remove V\_CHRG and associated voltage line.

Remove t\_CHRG arrow and text.

Remove timing reference dashed line at right end of t\_CHRG arrow.




Figure 104-12—Read 0/1 slot timing diagram

Figure change based on  
proposed changes on slide 6

# Sample Changes

Item	Parameter	Symbol	Unit	Min	Max	<u>PSE/PD</u> <u>Type</u>	Additional information
6a	<u>Write Time Slot</u>	$t_{\text{WRITESLOT}}$	ms	2.7	3.3	<u>A, B, C,</u> <u>D</u>	
				=	<u>2.78</u> <b>3.85</b>	<u>E</u>	
6b	<u>Read Time Slot</u>	$t_{\text{READSLOT}}$	ms	2.7	3.3	<u>A, B, C,</u> <u>D</u>	
				=	<del>3.83</del> <b>5</b>	<u>E</u>	
7	Recovery Time	$t_{\text{REC}}$	ms	0.27	0.33	<del>All</del> <u>A, B, C,</u> <u>D</u>	
				<b>0.5</b>		<u>E</u>	
8	Write 0 Low Time	$t_{\text{W0L}}$	ms	1.8	2.2	<del>All</del> <u>A, B, C,</u> <u>D</u>	
				<b>1.8</b>	<b>2.6</b>	<u>E</u>	
9	Write 1 Low Time	$t_{\text{W1L}}$	ms	0.08	0.25	<u>A, B, C,</u> <u>D</u>	
				0.09	<del>0.61</del> <b>0.64</b>	<u>E</u>	