Cl 45 SC 45.2.4 P47 L4 # 1 C/ 172 SC 172.3.5 P173 L31 Cadence Design Systems Cisco Marris, Arthur Ran, Adee Comment Type Т Comment Status X Comment Type ER Comment Status X "45.2.4 PHY XS registers" and "45.2.5 DTE XS registers" subsections need to be brought FEC cw counter is defined as optional in 161.6.21. Assuming it is optional here too, it into the 802.3df draft and modifications made to increase the number of service interface should be stated, as in clause 161. lanes specified from 20 to 32 Otherwise, state that it is not optional for this PCS (but I assume it's not the case). SuggestedRemedy Update "Table 45-314—PHY XS registers" and "Table 45-339—DTE XS registers" and Similarly for 172.3.6 FEC_codeword_error_bin_i. relevant sunclauses to address this. This will include an extra "XS alignment status 5" SuggestedRemedy register at location 54, adding extra "XS lane mapping" registers above 415, adding extra "FEC symbol error counter" registers above 631, and add bit 4,801,6 for "Local degraded Add "(optional)" to the subclause title in 172.3.5 and 172.3.6. SER received" Proposed Response Response Status O Proposed Response Response Status O C/ 173 SC 173.4 P180 **L6** C/ 172 SC 172.2.5.5 P168 L9 # Ran. Adee Cisco Ran. Adee Cisco Comment Type Ε Comment Status X Comment Status X Comment Type TR The concept of restricted bit multiplexing appears in this subclause for the first time. It may "The alignment marker removal is identical to that of the 400GBASE-R PCS in 119.2.5.5." be helpful for readers to have a cross reference to the definition of this restriction. but there are 32 AMs, so it can't be identical. SuggestedRemedy SugaestedRemedy Add the following paragraphs after each of the three bulleted lists on page 180, respectively: Make the necessary changes to the text (add exceptions or "for each flow"). "Bit multiplexing restrictions for the 32:8 PMA are specified in 173.4.2.1." Proposed Response Response Status O "Bit multiplexing restrictions for the 8:32 PMA are specified in 173.4.2.2." SC 172.2.6.3 P170 L21 C/ 172 "Bit multiplexing restrictions for the 8:8 PMA are specified in 173.4.2.3." Proposed Response Cisco Response Status O Ran, Adee Comment Type Ε Comment Status X Numbers above 10 should not be spelled out. SuggestedRemedy change "thirty two" to "32".

Response Status O

Proposed Response

Cl 173 SC 173.4.2.1 P184 L10 # 6 Ran, Adee Cisco

Comment Type TR Comment Status X

The restriction for the 32:8 multiplexing is intended to improve the FEC performance with correlated errors. The analysis was done with an AB/CD muxing scheme where one UI has bits from codewords A and B (flow 0) and the following UI has bits from C and D (flow 1). This way, combined with the checkerboard scheme, spreads the errors in a burst across the four codewords with equal probabilities.

The restriction as written does not preclude a different muxing, AC/BD, where one UI has bits from A and C and the following UI has bits from B and D. For example, muxing bits from lanes 0 and 16 as MSB+LSB in one UI and bits from lanes 1 and 17 as MSB+LSB in the next UI.

Since the checkerboard pattern swaps codewords A/B on each pair of lanes in flow 0, and swaps codewords C/D on each pair of lanes in flow 1, this would result in always taking the MSB from either codeword A or B, and the LSB from either codeword C or D. Since the BER for the LSB is twice that of the MSB, this would make flow 1 have an increased BER: it would get 2/3 of the errors (33% higher BER than with the AB/CD muxing).

If this muxing is performed, the result would be an increased FLR (by 1-2 orders of magnitude) compared to 400GBASE-R, just due to sub-optimal muxing - regardless of whether errors are correlated or not!

This degradation can be prevented by adding a restriction that two bits from each flow create one PAM4 symbol.

SuggestedRemedy

Change the second item of the first list in 173.4.2.1 from

"The multiplexing function has an additional constraint that each of the 8 output lanes contain two unique PCSLs from PMA client lanes i = 0 to 15 and two unique PCSLs from PMA client lanes i = 16 to 31"

tc

"The multiplexing function has an additional constraint that each of the 8 output lanes contain two unique PCSLs from PMA client lanes i = 0 to 15 encoded as one PAM4 symbol, and two unique PCSLs from PMA client lanes i = 16 to 31 encoded as the subsequent PAM4 symbol (see 173.4.7)."

Make a similar change in the second item of the second list in 173.4.2.2 (which has "service interface lanes" instead of "PMA client lanes").

Also, change the second item of the list in 173.4.2.3 from

"The 4 PCSLs received on any input lane shall be mapped together to an output lane. The order of PCSLs from an input lane does not have to be maintained on the output lane." to

"The 4 PCSLs received on any input lane shall be mapped together to an output lane, maintaining the bit pairs encoded on each PAM4 symbol. Other than that, the order of PCSLs from an input lane does not have to be maintained on the output lane."

Proposed Response Response Status O

Cl 169 SC 169.6 P138 L49 # 7_____

Ran, Adee Cisco

FEC degrade function is defined as optional in 116.6. Assuming it is optional here too, it should be stated, as in clause 116.

Comment Status X

SuggestedRemedy

Comment Type TR

Add "(optional)" to the subclause title in 169.6.

Proposed Response Response Status O

Cl 172 SC 172.2.4.4 P164 L45 # 8

Ran, Adee Cisco

Comment Type TR Comment Status X

"Alignment marker encoding values for flow 1 are specified in Table 172–2 and the variable x in 119.2.4.4.2 takes the values of PCS lane number minus 16"

In 119.2.4.4.2, x is used as part of the variable am_x. We have 32 distinct alignment markers, for lanes 0 through 31, so assigning x to "lane number minus 16" would result in am_0 through am_15 assigned twice, and am_16 through am_31 not assigned at all.

Instead, we should specify that for flow 1, AM are constructed per 119.2.4.4.2 but with x taking values from 16 to 31, and the variable j used in the mapping procedure takes values from 8 to 16 (instead of 0 to 7).

This difference may be listed as another exception, but it seems that it makes it worthwhile to have a new subclause for creating the 32 AMs.

SuggestedRemedy

Replace the reference to 119.2.4.4.2 with a full specification of AM creation and insertion, based on the content (text and equations) of 119.2.4.4.2, but with AMs for lanes 16 to 31 constructed as in the comment.

Proposed Response Status O

C/ 172 SC 172.2.4.4 P164 L51 # 9 Cisco

Comment Type TR Comment Status X

In the baseline proposal

https://www.ieee802.org/3/df/public/22_10/22_1004/shrikhande_3df_01a_221004.pdf, slide 10, it is written that "AM insertion is aligned across the two flows".

I do not see that requirement in clause 172. The text in 172.2.4.4 does not preclude inserting AM blocks independently in each flow.

SuggestedRemedy

If the subclause specifying AM creation is updated to include full text, this requirement can be included in it (a similar statement exists in 119.2.4.4.2 for the 16 lanes).

Otherwise, add this requirement as another exception, with editorial license.

Proposed Response Status O

C/ 172 SC 172.2.4.8 P166 L51 # 10

Comment Type ER Comment Status X

The functions above the "64B/66B to 256B/257B transcoder" are excluded'

This is confusing - looks as if these functions are not required, but of course they are.

II had to read it several times to understand that they are excluded from the "transmit function" blocks because they are present above them.

SuggestedRemedy

Change from

The functions above the "64B/66B to 256B/257B transcoder" are excluded to

The functions above the "64B/66B to 256B/257B transcoder" in Figure 119—11 are not included in the transmit function blocks, and instead are located outside of these blocks, as shown in Figure 172—3.

Proposed Response Status O

Cl 172 SC 172.2.5.3 P167 L52 # 11

Ran, Adee Cisco

Comment Type TR Comment Status X

The FEC degrade variables in clause 172 should be stated as optional, as in their original definition in clause 119.

SuggestedRemedy

Insert "If the optional PCS FEC degraded SER ability is implemented, " at the beginning of the first list item.

Proposed Response Status O

Cl 172 SC 172.2.5.4 P168 L5 # 12

Ran, Adee Cisco

Comment Type TR Comment Status X

"The post-FEC interleave is identical to that specified in 119.2.5.4."

But 119.2.5.4 talks specifically about two FEC codewords, and we have four.

Dut 170.2.0.4 talks specifically about two 120 codewords, and we have four.

In similar subclauses for the transmit functions, the text includes "for each flow".

Also applies to 172.2.5.6 and 172.2.5.7.

SuggestedRemedy

Insert "for each flow" after "interleave".

Make similar changes in 172.2.5.6 and 172.2.5.7, with editorial license.

Proposed Response Status O

Cl 124 SC 124.8.5a P76 L16 # 13

Dudek, Mike Marvell

Comment Type T Comment Status X

800GBASE-DR4 is not part of this specification

SuggestedRemedy

Change to 800GBASE-DR8 Also on line 25 and page 77 line 29

Proposed Response Status O

C/ 124 SC 124.11.3.1 P80 L34 # 14 Cl 45 SC 45.2.1.8 P38 L13 # 17 Dudek, Mike Marvell Dudek, Mike Marvell Comment Type T Comment Status X Comment Type E Comment Status X The optical lane assignments are wrong in figure 124-6. In table 45-12 "and" is used in the list for BR but it has been deleted for KR and CR. The table should be consistent for all rows. SuggestedRemedy SuggestedRemedy Change them to match Figure 124-6 in the base document. Add the "and" before 800. Proposed Response Response Status O Proposed Response Response Status O C/ 124 SC 124.11.3.3 P81 L29 # 15 C/ 45 SC 45.2.1.23 P39 L24 # 18 Dudek. Mike Marvell Dudek, Mike Marvell Comment Type E Comment Status X Comment Type T Comment Status X Should be plural This is listing register 1.72 but 45.2.1.60b is listing the abilities in Register 1.73 SuggestedRemedy SuggestedRemedy Change "800GBASE-DR8 and Change to register 1.72. Also on line39 800GBASE-DR8-2 has" to "800GBASE-DR8 and 800GBASE-DR8-2 have" Proposed Response Response Status O Proposed Response Response Status O Cl 45 SC 45.2.1.161 P41 L34 # 19 C/ 30 SC 30.5 P33 L45 # 16 Dudek, Mike Marvell Dudek, Mike Marvell Comment Type T Comment Status X Comment Type T Comment Status X The mapping of lanes 4-7 is not provided. The base standard and 802.3db all list the "with reach up to at least xxx." to differentiate SuggestedRemedy between the various Phy's. This draft does not. Add the mapping for those lanes. Also in 45.2.1.163 on line 50, 45.2.1.165 and 45.2.1.167 SuggestedRemedy Proposed Response Response Status O Add the reach information to the new Phys. Proposed Response Response Status O C/ 162 SC 162.11 P94 L51 # 20 Dudek, Mike Marvell Comment Type E Comment Status X There are 4 cable assembly types SuggestedRemedy Change "three" to "four" Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 20

Page 4 of 37 2022-11-14 9:34:28 AM

C/ 163 SC 163.3	P100	L 28	# 21	C/ 173 SC 173.1.4	P 178	L 33	# 25
Dudek, Mike	Marvell			Dudek, Mike	Marvell		·
Comment Type T	Comment Status X			Comment Type T	Comment Status X		
Should be 800GASE-K	CR8 not KR4			There are more than just two addresses (1 and 8) available for the MMD. (more are shown in figure 173-2)			. (more are shown
SuggestedRemedy				SuggestedRemedy			
fix it.				Change "1 and 8" to "1,8,9 and 10".			
Proposed Response	Response Status O			Proposed Response	Response Status O		
C/ 163 SC 163.3	P100	L 29	# 22	C/ 124 SC 124.11.3 .	1.1 <i>P</i> 80	L 32	# 26
Dudek, Mike	Marvell			Bruckman, Leon	Huawei	L3Z	# 20
Comment Type T	Comment Status X			•	Comment Status X		
should be 800GBASE-	CR8 not KR8		Comment Type E Comment Status X In figure 124-6 the labels are all squeezed together				
SuggestedRemedy				_	is are all squeezed together		
Change it.				SuggestedRemedy Spread the TX/RX labe	ls to the right position		
Proposed Response	Response Status 0			·	.		
				Proposed Response	Response Status O		
C/ 167 SC 167.2	P110	L 23	# 23	0/ 172	D.10-		" [==
Dudek, Mike	Marvell			C/ 172 SC 172.2.4.9	P 167	L 25	# 27
Comment Type E	Comment Status X			Bruckman, Leon	Huawei		
"have" should be "has"	("or" makes it singular)		Comment Type T	Comment Status X			
SuggestedRemedy					hall be applied to both flows t	ogetner	
change it.				SuggestedRemedy			
Proposed Response	Response Status O			It may be beneficial to note that the test function when activated affects both flows			
				Proposed Response	Response Status O		
C/ 173 SC 173.1.4	P 177	L 28	# 24				
Dudek, Mike	Marvell						
Comment Type E Should be "a physical i	Comment Status X nstantiation"						

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Response Status O

SuggestedRemedy
Change "an" to "a"
Proposed Response

Comment ID 27

Page 5 of 37 2022-11-14 9:34:28 AM

CI 172 SC 172.2.6.2.4 P170 L15 # 28
Bruckman, Leon Huawei

From this clause it may be implied that counters are not aggregated, but in the MDIO Table 172-4 shows (and text indicates that) they are aggregated

SuggestedRemedy

Comment Type

Add exception indicating that counters are the aggregate of both flows

Comment Status X

Proposed Response Status O

Т

C/ 173 SC 173.2 P179 L10 # 29

Bruckman, Leon Huawei

Comment Type T Comment Status X

"In the case where the sublayer below the PMA is a PHY 800GXS the PMA does not receive a PHY_XS:IS_SIGNAL.indication as an input to the SIL". Figure 173-4 that describes this interface does include the PHY XS:IS SIGNAL.indication

SuggestedRemedy

Update Figure 173-4 according to text

Proposed Response Response Status O

C/ 45 SC 45.2.1.165 P42 L8 # 30

Huber, Tom Nokia

Comment Type T Comment Status X

While the mapping of bits to registers is obvious, it seems incomplete to explicitly describe the mapping for bits 0-3 and say nothing at all about bits 4-7. A simpler statement of how the mapping works for all bits would be better and easier to maintain.

SuggestedRemedy

Change "Lane 0 maps to register 1.1320, lane 1 maps to register 1.1321, lane 2 maps to register 1.1322, and lane 3 maps to register 1.1323."

"Lanes 0-7 map to registers 1.1320 to 1.1327, respectively."

Proposed Response Status O

C/ 45 SC 45.2.1.167 P42 L23 # 31

Huber, Tom Nokia

Comment Type T Comment Status X

While the mapping of bits to registers is obvious, it seems incomplete to explicitly describe the mapping for bits 0-3 and say nothing at all about bits 4-7. A simpler statement of how the mapping works for all bits would be better and easier to maintain.

SuggestedRemedy

Change "Lane 0 maps to register 1.1420, lane 1 maps to register 1.1421, lane 2 maps to register 1.1422, and lane 3 maps to register 1.1423."

"Lanes 0-7 map to registers 1.1420 to 1.1427, respectively."

Proposed Response Response Status O

Cl 45 SC 45.2.1.168 P42 L38 # 32

Huber, Tom Nokia

Comment Type T Comment Status X

While the mapping of registers to what they control is obvious, it would be better to spell it out a bit more completely to maintain similar structure to the other clauses that are specifying registers per-lane.

SuggestedRemedy

Change "Register 1.1450 controls the PMD training pattern for PMD lane 0; register 1.1451 controls the PMD training pattern for PMD lane 1; etc." to

"Registers 1.1450 to 1.1457 control the PMD training pattern for PMD lanes 0-7, respectively."

Proposed Response Response Status O

Cl 45 SC 45.2.1.168 P42 L41 # 33

Huber, Tom Nokia

Comment Type E Comment Status X

The text "and 136.8.11.1.3" is in 802.3-2022, so it should not be identified as a change.

SuggestedRemedy

Remove the underlining from this text.

Proposed Response Status O

Cl 45 SC 45.2.1.168 P42 L42 # 34 Huber, Tom Nokia

Comment Status X

The last 3 sentences would be clearer if the order of the last two sentences is swapped, and the (current) last sentence is written more generically to apply to any situation where a polynomial identifier is being reused.

SuggestedRemedy

Comment Type

т

Replace "The polynomial identifier for each lane

should be unique; two physically adjacent lanes having the same identifier could impair operation of the PMD control function. The default identifiers are (binary): for lane 0, 00; for lane 1, 01; for lane 2, 10; for lane 3, 11; for lane 4, 00; for lane 5, 01; for lane 6, 10; for lane 7, 11. For 8-lane use cases different initial seeds should be used where the same polynomial is being reused."

"The polynomial identifier for each lane should be unique; two physically adjacent lanes having the same identifier could impair operation of the PMD control function. If the same polynomial identifier is used for multiple lanes, different initial seeds should be used for each of those lanes. The default identifiers are (binary): for lane 0, 00; for lane 1, 01; for lane 2, 10; for lane 3, 11; for lane 4, 00; for lane 5, 01; for lane 6, 10; for lane 7, 11."

Proposed Response Status O

Cl 45 SC 45.2.3 P43 L12 # 35

Huber, Tom Nokia

Subclauses 45.2.3.24-26 all exist in 802.3-2022, so they should not be indicated as changes in the table.

Comment Status X

SuggestedRemedy

Comment Type

Remove the underlining from 45.2.3.24, 45.2.3.25, 45.2.3.26.

Proposed Response Response Status O

Cl 45 SC 45.2.3 P43 L50 # 36

Huber, Tom Nokia

Comment Type E Comment Status X

Subclause 45.2.3.50 exists in 802.3-2022, so it should not be indicated as a change in the

SuggestedRemedy

Remove the underlining from 45.2.3.50

Proposed Response Status O

C/ 124 SC 124.1 P59 L24 # 37

Huber, Tom Nokia

Comment Type T Comment Status X

Table 124-1 was modified by 802.3ck-2022

SuggestedRemedy

Change the editing instruction to add "(as modified by IEEE 802.3ck-2022)", and insert the rows for Annexes 120F and 120G into the table.

Proposed Response Response Status O

Cl 124 SC 124.1 P61 L36 # 38

Huber, Tom Nokia

Comment Type E Comment Status X

Since there are only two items in the list, they should be separated with and rather than a comma

SuggestedRemedy

Change "400GBASE-DR4, 400GBASE-DR4-2" to "400GBASE-DR4 and 400GBASE-DR4-2"

Proposed Response Status O

C/ 162 SC 162.1 P85 L8 # 39 C/ 172 SC 172.1.3 P161 L6 # 42 Nokia Huber, Tom Nokia Huber, Tom Comment Type Е Comment Status X Comment Type E Comment Status X Elsewhere in the clause (e.g. in 162.4), 800GAUI-n is used, which seems desirable since it missing "(to)" in the transcoding description in item b) will be more future-proof toward the 200G/lane AUI that will be added. SuggestedRemedy SuggestedRemedy Change "Transcoding from 66-bit blocks to (from 257-bit blocks (25B/257B)" to Change 800GAUI-8 to 800GAUI-n. "Transcoding from (to) 66-bit blocks to (from 257-bit blocks (25B/257B)" Proposed Response Response Status O Proposed Response Response Status O C/ 169 SC 169.1.2 P127 L36 # 40 C/ 45 SC 45.2.1.6 P36 L3 Nokia Nokia Huber, Tom Huber, Tom Comment Type E Comment Status X Comment Type E Comment Status X The dashed lines between the OSI layers and the Ethernet layers are not in the correct Since the table includes 400ZR as existing text, the editing instruction should note that the locations. text shown is as modified by 802.3cw. SuggestedRemedy SuggestedRemedy Align the upper two dashed lines with the boundaries of the data link layer in the OSI model. Add "(as modified by IEEE 802.3cw-202x)" after "Change Table 45-7" Proposed Response Proposed Response Response Status O Response Status O C/ 45 C/ 169 SC 169.1.2 P128 L4 # 41 SC 45.2.1.23 P39 L23 # 44 Huber, Tom Nokia Huber, Tom Nokia Comment Status X Comment Type E Comment Status X Comment Type T Singular/plural disagreement in item a) Register 1.72 is added by 802.3cz; presumably 1.73 is what was intended here SuggestedRemedy SuggestedRemedy Change 1.72 to 1.73 Change "when implemented as logical interconnection points" to "when implemented as a logical interconnection point" Proposed Response Response Status O Proposed Response

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Response Status O

C/ 45 SC 45.2.1.161 P41 L34 # 45

Huber, Tom Nokia

Huber, Tom Nokia

Comment Type T Comment Status X

While the mapping of bits to registers is obvious, it seems incomplete to explicitly describe the mapping for bits 0-3 and say nothing at all about bits 4-7. A simpler statement of how the mapping works for all bits would be better and easier to maintain.

SuggestedRemedy

Change "Lane 0 maps to register 1.1120, lane 1 maps to register 1.1121, lane 2 maps to register 1.1122, and lane 3 maps to register 1.1123."

"Lanes 0-7 map to registers 1.1120 to 1.1127, respectively."

Proposed Response Status O

C/ 45 SC 45.2.1.163 P41 L50 # 46

Huber, Tom Nokia

Comment Type T Comment Status X

While the mapping of bits to registers is obvious, it seems incomplete to explicitly describe the mapping for bits 0-3 and say nothing at all about bits 4-7. A simpler statement of how the mapping works for all bits would be better and easier to maintain.

SuggestedRemedy

Change "Lane 0 maps to register 1.1220, lane 1 maps to register 1.1221, lane 2 maps to register 1.1222, and lane 3 maps to register 1.1223."

"Lanes 0-7 map to registers 1.1220 to 1.1227, respectively."

Proposed Response Status O

Cl 172 SC 172.2.1 P163

Huber, Tom Nokia

Comment Type T Comment Status X

There is some repetition between the paragraph about the PCS Synchronization process and the paragraph about the PCS Receive process in terms of aligning, reordering, and deskewing. Per the state diagrams, the PCS synchronization process ensures that all the lanes are aligned and deskewed, and the receive process deals with deocding the 66b characters.

L38

47

SuggestedRemedy

Add a sentence to the end of the penultimate paragraph: "When all 32 lanes are aligned and deskewed, and reordered, the align_status flag is set to indicate that the PCS has obtained alignment."

Revise the first two sentences of the final paragraph as follows: "The PCS Receive process separates the reordered PCS lanes into two sets of 16 PCs lanes..."

Proposed Response Response Status O

CI 172 SC 172.2.4.1 P164 L28 # 48

Huber, Tom Nokia

Comment Type T Comment Status X

The OTN reference point needs further discussion - it would be preferrable if the mapping point was 257b blocks rather than 66b blocks..

SuggestedRemedy

Supporting presentation to be provided.

Proposed Response Status O

C/ 120F SC 120F.1 P198 L25 # 49

Huber, Tom Nokia

Comment Type E Comment Status X

To maintain parallel structure with the rest of the sentence, the new 800G AUI should be introduced as 800Gb/s eight-lane

SuggestedRemedy

change "and eight-lane Attachment Unit Interface" to "800 Gb/s eight-lane Attachment Unit Interface"

Proposed Response Response Status O

C/ 120F SC 120F.3.1 P201 L10 # 50 C/ 45 SC 45.2.4.4 P46 L54 # 53 Nokia Slavick, Jeff Broadcom Huber, Tom Comment Type E Comment Status X Comment Type T Comment Status X The inserted text is more complex than is necessary. Need to add 800G capablity register to PHY XS SuggestedRemedy SuggestedRemedy Change "800GAUI-8 C2C or for 100GAUI-1, 200GAUI-2, or 400GAUI-4 C2C with" to Assign a bit in register 4.4 for 800G capable and create a description the same as the "100GAUI-1, 200GAUI-2, 400GAUI-4, or 800GAUI-8 C2C" 400G bit replacing 400G with 800G Proposed Response Response Status O Proposed Response Response Status O C/ 162B SC 162B P215 L11 # 51 C/ 45 SC 45.2.5.4 P46 L54 Slavick, Jeff Huber, Tom Nokia Broadcom Comment Type E Comment Status X Comment Type T Comment Status X The title is missing 'C2M' for 800GAUI-8 Need to add 800G capablity register to DTE XS SugaestedRemedy SuggestedRemedy Add 'C2M' to the end of the title Assign a bit in register 5.4 for 800G capable and create a description the same as the 400G bit replacing 400G with 800G Proposed Response Response Status O Proposed Response Response Status O C/ 173A SC 173A P**226 L1** # 52 C/ 45 SC 45.2.5.15 P46 L54 # 55 Huber, Tom Nokia Slavick, Jeff Broadcom Comment Type E Comment Status X Comment Type T Comment Status X The text should be referencing figure 173A-3. DTE XS AM lock registers need to be updated with 800G references and expanded to 32 SuggestedRemedy AM lanes Change 173A-4 to 173A-3. SuggestedRemedy Proposed Response Response Status 0 Update (see 119.2.6.2.2) to (see 119.2.6.2.2 and 172.2.6.2.2) in 45.2.4.15.* and 45.2.4.16.* Add the extra 16 lanes of amps lock as well as was done for the PCS registers. Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Cl 45 SC 45.2.5.17 P46 L54 # 56 C/ 171 SC 171.4 P151 L38 # 59 Slavick, Jeff Broadcom Slavick, Jeff Broadcom Comment Type T Comment Status X Comment Type T Comment Status X DTE XS lane mapping registers need to update with 800G references and expanded to 32 There is no am lock variable in Clause 172 SuggestedRemedy SuggestedRemedy Change am_lock to amps_lock in Table 171-3 and 171-5 Bring in and update 45.2.5.17 and 45.2.5.18 adding references to Clause 171 and adding Proposed Response Response Status O 16 more registers Proposed Response Response Status O C/ 172 SC 172.2.4.4 P164 L49 Slavick, Jeff Broadcom SC 45.2.5.19 P46 # 57 Cl 45 L54 Comment Type T Comment Status X Slavick, Jeff Broadcom Missing the relationship of the flow 0 257-bit block to the AM group Comment Type T Comment Status X SuggestedRemedy DTE XS symbol error counter registers needs update with 800G references and expanded to 32 lanes add "following the alignment marker group" before "in flow 0" SuggestedRemedy Proposed Response Response Status O Bring in and update 45.2.5.19 and 45.2.5.20 adding references to 172.3.4 and adding 16 more counters Proposed Response Response Status O C/ 172 SC 172.3.1 P172 L35 Slavick, Jeff Broadcom Comment Status X Comment Type T C/ 169 SC 169.3.2 P133 L45 # 58 The variable name is amps lock not am lock Slavick, Jeff Broadcom SuggestedRemedy Comment Type T Comment Status X Change am_lock to amps_lock in Table 172--4 800GAUI-n is not listed in the list of acronyms for Figure 169-3 Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

SuggestedRemedy

Proposed Response

Add 800GAUI-n to list of acronyms in Figure 169-3

Response Status O

Cl 45 SC 45.2.3.26a P44 L24 # 62

Slavick, Jeff Broadcom

Clause 172 (and 119) use a variable named amps_lock[x] for lane alignment lock status. Which was the name used in Cl91 and 161 for the FEC sublayers.

SuggestedRemedy

Comment Type

Bring in 45.2.3.25.* and 45.2.3.26.*

Т

For indexes 16 to 32 change the "(see 82.2.19.2.2)." to be "(see 82.2.19.2.2) or amps_lock[16] (see 172.2.6.2.2)"

Comment Status X

For indexes 0 to 15 and change the "(see 82.2.19.2.2)." to be "(see 82.2.19.2.2) or amps lock[16] (see 119.2.6.2.2 and 172.2.6.2.2)"

Proposed Response Status O

C/ 172 SC 172.3.5 P173 L32 # 63

Slavick, Jeff Broadcom

The CW counter is a RS-FEC sublayer counter in MDIO space, not a PCS counter.

Comment Status X

SuggestedRemedy

Comment Type T

Copy of the definition of 45.2.1.120a (802.3ck) into a set of PCS registers (45.2.3.###) and replace the Clause 161 references with 172.

Replace the text in 172.2.3.5 with the same text from 161.6.21 updating the MDIO register references to point to the newly created MDIO registers.

Update Table 172-4 to point to the newly created MDIO registers.

Proposed Response Response Status O

CI 172 SC 172.3.6 P173 L32 # 64

Slavick, Jeff Broadcom

Comment Type T Comment Status X

The FEC_codeword_error_bin_i is a RS-FEC sublayer set of counters in MDIO space, not PCS counters.

SuggestedRemedy

Copy of the definition of 45.2.1.131a (802.3ck) into a set of PCS registers (45.2.3.###) and replace the Clause 161 references with 172.

Replace the text in 172.2.3.6 with the same text from 161.6.17 updating the MDIO register references to point to the newly created MDIO registers.

Update Table 172-4 to point to the newly created MDIO registers.

Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

A reference to 172.3.4 needs to be added to 45.2.3.58 Cl 45 SC 45.2.3.60.1 P46 L54 # 65 Proposed Response Response Status O Slavick, Jeff Broadcom Comment Type T Comment Status X Various clause 45 registers need to some Clause 172 references added. C/ 45 SC 45.2.4.15 P46 L54 # 66 SuggestedRemedy Slavick, Jeff Broadcom A reference to Clause 172 needs to be added to 45.2.3.49 Comment Status X Comment Type PHY XS AM lock registers need to be updated with 800G references and expanded to 32 AM lanes A reference to 172.2.5.3 needs to be added to: 45.2.3.60.1 SuggestedRemedy 45.2.3.60.2 Update (see 119.2.6.2.2) to (see 119.2.6.2.2 and 172.2.6.2.2) in 45.2.4.15.* and 45.2.4.16.* 45.2.4.61.4 Add the extra 16 lanes of amps lock as well as was done for the PCS registers. 45.2.3.61.6 Proposed Response Response Status O 45.2.3.64 45.2.3.65 45.2.3.66 45.2.4.21.1 Cl 45 SC 45.2.4.17 P46 L54 # 67 45.2.4.21.2 Slavick, Jeff Broadcom 45.2.4.22.2 45.2.4.22.3 Comment Type T Comment Status X 45.2.4.22.4 PHY XS lane mapping registers need to update with 800G references and expanded to 32 45.2.4.22.5 lanes 45.2.4.25 45.2.4.26 SuggestedRemedy 45.2.4.27 Bring in and update 45.2.4.17 and 45.2.4.18 adding references to Clause 171 and adding 45.2.5.21.1 16 more registers 45.2.5.21.2 Proposed Response Response Status O 45.2.5.22.2 45.2.5.22.3 45.2.5.22.4 45.2.5.22.5 C/ 45 SC 45.2.4.19 P46 L54 # 68 45.2.5.25 Slavick, Jeff Broadcom 45.2.5.26 45.2.5.27 Comment Status X Comment Type T PHY XS symbol error counter registers needs update with 800G references and expanded A reference to 172.2.6.2.2 needs to be added to: to 32 lanes 45.2.3.61.1 45.2.3.61.2 SuggestedRemedy 45.2.3.61.3 Bring in and update 45.2.4.19 and 45.2.4.20 adding references to 172.3.4 and adding 16 45.2.3.61.5 more counters 45.2.4.22.1 Proposed Response Response Status O 45.2.5.22.1 A reference to 172.3.2 needs to be added to 45.2.3.62. 45.2.4.23 and 45.2.5.23

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

A reference to 172.3.3 needs to be added to 45.2.3.63, 45.2.4.24 and 45.2.5.24

Comment ID 68

Page 13 of 37 2022-11-14 9:34:28 AM

CI 45 SC 45.2.1.161 P41 L34 # 69

Lusted, Kent Intel Corporation

The paragraph provides mapping of registers 1.1120-1.1123 to lanes [0:3] but not the additional lanes of [4:7] used for eight-lane interface types.

Comment Status X

SuggestedRemedy

change:

Comment Type

"Lane 0 maps to register 1.1120, lane 1 maps to register 1.1121, lane 2 maps to register 1.1122, and lane 3 maps to register 1.1123."

to:

"Lane 0 maps to register 1.1120, lane 1 maps to register 1.1121, lane 2 maps to register 1.1122, lane 3 maps to register 1.1123, lane 4 maps to register 1.1124, lane 5 maps to register 1.1125. lane 6 maps to register 1.1126. and lane maps to register 1.1127."

Proposed Response Status O

TR

Cl 45 SC 45.1.2.163 P41 L50 # 70

Lusted, Kent Intel Corporation

Comment Type TR Comment Status X

The paragraph provides mapping of registers 1.1220-1.1223 to lanes [0:3] but not the additional lanes of [4:7] used for eight-lane interface types.

SuggestedRemedy

change:

" Lane 0 maps to register 1.1220, lane 1 maps to register 1.1221, lane 2 maps to register 1.1222, and lane 3 maps to register 1.1223."

to:

"Lane 0 maps to register 1.1220, lane 1 maps to register 1.1221, lane 2 maps to register 1.1222, lane 3 maps to register 1.1223, lane 4 maps to register 1.1224, lane 5 maps to register 1.1225, lane 6 maps to register 1.1226, and lane maps to register 1.1227."

Proposed Response Status O

Cl 45 SC 45.1.2.165

P**42**

L**8**

71

Lusted, Kent Intel Corporation

Comment Type TR Comment Status X

The paragraph provides mapping of registers 1.1320-1.1323 to lanes [0:3] but not the additional lanes of [4:7] used for eight-lane interface types.

SuggestedRemedy

change:

" Lane 0 maps to register 1.1320, lane 1 maps to register 1.1321, lane 2 maps to register 1.1322, and lane 3 maps to register 1.1323."

to:

" Lane 0 maps to register 1.1320, lane 1 maps to register 1.1321, lane 2 maps to register 1.1322, lane 3 maps to register 1.1323, lane 4 maps to register 1.1324, lane 5 maps to register 1.1325. lane 6 maps to register 1.1326, and lane maps to register 1.1327."

Proposed Response Status O

Cl 45 SC 45.1.2.167 P42 L23

Lusted, Kent Intel Corporation

Comment Type TR Comment Status X

The paragraph provides mapping of registers 1.1420-1.1423 to lanes [0:3] but not the additional lanes of [4:7] used for eight-lane interface types.

SuggestedRemedy

change:

" Lane 0 maps to register 1.1420, lane 1 maps to register 1.1421, lane 2 maps to register 1.1422, and lane 3 maps to register 1.1423."

to:

"Lane 0 maps to register 1.1420, lane 1 maps to register 1.1421, lane 2 maps to register 1.1422, lane 3 maps to register 1.1423, lane 4 maps to register 1.1424, lane 5 maps to register 1.1425, lane 6 maps to register 1.1426, and lane maps to register 1.1427."

Proposed Response Status O

C/ 162 SC 162.1 P84 L35 # 73 C/ 162 SC 162.13.3 P97 L21 # 76 Intel Corporation Intel Corporation Lusted, Kent Lusted, Kent Comment Type TR Comment Status X Comment Type TR Comment Status X In Table 162-3a, the rightmost column heading is incorrect as the table refers to Row entry for PMA800 has incorrect status value of "CR4:M". It should be "CR8:M" 800GBASE-CR8. SuggestedRemedy SuggestedRemedy Change to "CR8:M" Change rightmost column heading to "800GBASE-CR8" Proposed Response Response Status O Proposed Response Response Status O C/ 162 SC 162.13 P96 L4 C/ 162 SC 162.7 P89 L24 # 74 Lusted. Kent Intel Corporation Intel Corporation Lusted, Kent Comment Type TR Comment Status X Comment Type E Comment Status X In P802.3ck, Clause 162.13 is the environmental specifications and Clause 162.14 is the With the addition of new sub-note "a", the rest of the sub-notes from the table 162-5 in PICS. The 162.13 sub clause is missing from the draft and creates an issue where the P802.3ck are re-indexed. (i.e. 'a' becomes 'b', 'b' becomes 'c'). However, the new notes 'b' PICs became sub clause 162.13. and 'c' do not have the relevant strikeout text SuggestedRemedy SugaestedRemedy Fix editing instruction on p96, line 1 to reference the heading of 162.14 Correct as necessary Correct the sub clause number for the PICS to 162.14 in the title and the sub clauses. Proposed Response Response Status O Update all editing instructions as required. C/ 162 SC 162.7 P89 L49 # 75 Implement with editorial license Proposed Response Response Status O Lusted, Kent Intel Corporation Comment Type Ε Comment Status X With the addition of new sub-note "a", the rest of the sub-notes from the table 162-6 in C/ 163 SC 163.3 P100 L27 # 78 P802.3ck are re-indexed. (i.e. 'a' becomes 'b', 'b' becomes 'c'). However, the new notes 'b' and 'c' do not have the relevant strikeout text Lusted, Kent Intel Corporation SuggestedRemedy Comment Type TR Comment Status X Correct as necessary Text references "CR" PMD types in the PMD service interfaces for Clause 163, which is for backplanes. Proposed Response Response Status O SuggestedRemedy Change "100GBASE-CR1, 200GBASE-CR2, 400GBASE-CR4" to "100GBASE-KR1, 200GBASE-KR2, and 400GBASE-KR4"

Proposed Response

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 78

Response Status O

Page 15 of 37 2022-11-14 9:34:28 AM

C/ 162 SC 162.13 P105 L4 # 79 C/ 120F Intel Corporation Lusted, Kent Lusted, Kent Comment Type TR Comment Status X In P802.3ck, Clause 163.13 is the environmental specifications and Clause 163.14 is the PICS. The 163.13 sub clause is missing from the draft and creates an issue where the PICs became sub clause 163.13. SuggestedRemedy Fix editing instruction on p105, line 1 to reference the heading of 163,14 Correct the sub clause number for the PICS to 163.14 in the title and the sub clauses. Update all editing instructions as required. Implement with editorial license C/ 162B Proposed Response Response Status O Lusted. Kent C/ 169 SC 169.5 P136 L10 # 80 Lusted, Kent Intel Corporation Comment Type ER Comment Status X Figure 169-4 variable "q" should be italics like 'n' and 'p'. Both in middle and bottom of figure SuggestedRemedy C/ 162 consider changing 'q' to italics types Proposed Response Response Status O C/ 120F SC 120F.1 P198 L48 # 81 Lusted. Kent Intel Corporation

Comment Type T Comment Status X

Paragraph omits the eight-lane 800GAUI-8.

SuggestedRemedy

Replace the second sentence in the 5th paragaph with "Each 100GAUI-1, 200GAUI-2, 400GAUI-4, or 800GAUI-8 C2C data path contains one, two, four, or eight, respectively, differential lanes, which are AC coupled."

Proposed Response Response Status O SC 120F.1 P198 L52 # 82

Intel Corporation

Comment Type TR Comment Status X

The mapping of the differential voltage level to the PAM4 symbol is missing in Annex 120F. It is also not present in Annex 120F in IEEE Std. 802.3ck-202x. The mapping of the differential voltage level to the PAM4 symbol level is important for interoperability.

SuggestedRemedy

Add a new sentence to the 5th paragraph: "The highest differential level corresponds to the symbol three and the lowest level corresponds to the symbol zero."

Proposed Response Response Status O

SC 162B P**215** L11 # 83

Intel Corporation

Comment Type E Comment Status X

The title of Annex 162B is missing "C2M" after the 800GAUI-8 entry.

SuggestedRemedy

Add "C2M" after 800GAUI-8

Proposed Response Response Status O

SC 162.8.1 P91 L22 # 84

Opsasnick, Eugene Broadcom

Comment Type ER Comment Status X

At top-middle of Figure 162-2, the added text reads "800GBASE-CR4 8x", but "-CR4" should probably be "-CR8".

SuggestedRemedy

Replace "800GBASE-CR4 8x" with "800GBASE-CR8 8x".

Proposed Response Response Status O

Cl 163 SC 163.3 P100 L27 # 85

Opsasnick, Eugene Broadcom

Comment Type ER Comment Status X

At end of first line of paragraph, 800GBASE-KR4 (wraps to line 28), "-KR4" should probably be "-KR8"

SuggestedRemedy

Replace "800GBASE-KR4" with "800GBASE-KR8" and use non-breaking hyphen.

Proposed Response Status O

Cl 172 SC 172.2.6.3 P170 L19 # 86

Opsasnick, Eugene Broadcom

Comment Type TR Comment Status X

"State diagrams are identical to those specified in 119.2.6.3 ... "

State diagrams in Figure 119-14 "Transmit state diagam" and Figure 119-15 "Receive state diagram" can cause logic implementation issues at high rate port speeds (i.e. 800GbE) as shown in opsasnick_3df_01a_221005.pdf. A "stateless" encode/decode option to these state diagrams could be allowed since the state diagrams were originally designed for non-FEC interfaces. Interfaces with required FEC should have sufficient protection to allow for the stateless coding. An updated presentation showing the error analysis will be forthcoming.

SuggestedRemedy

To be shown in an updated presentation for December comment resolutin meetings.

Proposed Response Status O

Cl 120G SC 120G.3.2.1 P209 L21 # 87

Opsasnick, Eugene Broadcom

Comment Type ER Comment Status X

In Table 120G-4, four instances of "800GAUI-4" in last two rows of the table should likely be "800GAUI-8"

SuggestedRemedy

Replace "800GAUI-4" with "800GAUI-8"

Proposed Response Status O

Cl 124 SC 124.8.5a P76 L15 # 88

Opsasnick, Eugene Broadcom

Comment Type ER Comment Status X

In second line of paragraph, "800GBASE-DR4" should probably be "...-DR8". Same text appears on line 25 in 124.8.5b, and on page 77, line 29, section 124.8.9.2.

SuggestedRemedy

Replace "800GBASE-DR4" with "800GBASE-DR8".

Proposed Response Response Status O

Cl 124 SC 124.3.1 P63 L13 # 89

He, Xiang Huawei

Comment Type ER Comment Status X

Looks like a typo. "16834 bit times" should be "16384 bit times"

SuggestedRemedy

Change 16834 to 16384.

Proposed Response Response Status O

C/ 172 SC 172.1.5 P162 L3 # 90

Rechtman, Zvi Nvidia

Comment Type T Comment Status X

Figure 172–2—Functional block diagram

The block diagram includes two flows for TX and Rx.

Both TX flows are supposed to insert the alignment markers in sync with each other. This does not appear explicitly in the diagram.

SuggestedRemedy

Possible improvement #1:

Add arrow with the word synchronization between the "Algiment insertion" blocks.

Possible improvement #2:

Add a footnote that the two "Alignment insertion" should operate in synchronized manner.

Proposed Response Response Status O

SC 124.11.3.1.1 C/ 172 SC 172.2.4.4 P164 L48 # 91 C/ 124 P80 L32 # 94 Nvidia Wang, Haojie China Mobile Rechtman, Zvi Comment Type Т Comment Status X Comment Type ER Comment Status X "The first 66-bit block of the 257-bit transcoded block .. from the 64B/66B encoder." The positions of "Rx" in figure 124-6 is inconsistent with the text at line 27, which is This sentence implicitly means that the alignment insertion process of the two flows should depicted as the right-most four positions. be synchronized. SuggestedRemedy To avoid mistakes, it would be preferable to explicitly state that the two alignment insertion Plot the four "Rx" at the right-most four positions. are synchronized Proposed Response Response Status O SuggestedRemedy Add the following sentence before "The first 66-bit..." sentence: "The marker insertion functions of the two flows must insert their markers at the exact same time (block unit), i.e. in a synchronized manner" C/ 124 SC 124.2 P**62** L16 # 95 Proposed Response Response Status O Nicholl, Gary Cisco Systems Comment Type ER Comment Status X The space after "these" should be underlined. C/ 30 SC 30.5.1.1.2 P**33 L1** # 92 SuggestedRemedy Wang, Haojie China Mobile Underline the space after "these" Comment Status X Comment Type ER Proposed Response Response Status O There should be "800GBASE-R" other than "400GBASE-R" SuggestedRemedy Change "400GBASE-R" to "800GBASE-R" C/ 124 SC 124.2 P**62** L29 # 96 Proposed Response Response Status O Nicholl, Garv Cisco Systems Comment Type ER Comment Status X The space after "have" should be underlined SC 30.5.1.1.2 L3 C/ 30 P33 # 93 SuggestedRemedy China Mobile Wang, Haojie Underline the space after "have" Comment Type ER Comment Status X Proposed Response Response Status O There should be "800GBASE-R" other than "400GBASE-R" SuggestedRemedy

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Change "400GBASE-R" to "800GBASE-R"

Response Status O

Proposed Response

Comment ID 96

Page 18 of 37 2022-11-14 9:34:28 AM

C/ 124 SC 124.5.1 P65 L13 # 97 C/ 124 SC 124.7.1 P68 L47 # 100 Cisco Systems Nicholl, Gary Cisco Systems Nicholl, Gary Comment Type ER Comment Status X Comment Type TR Comment Status X Missing editing instruction to update the title of Figure 124-2 from "Block diagram for Table 124-6. The row "Launch power in OMAouter minus TDECQ, each lane (min)" only 400GBASE-DR4 transmit/receive paths" to "Block diagram for 400GBASE-DR4 or applies to 400GBASE-DR4 and not to 800GBASE-DR8. 400GBASE-DR4-2 transmit/receive paths" SuggestedRemedy SuggestedRemedy Correct this row in accordance with the comment to indicate that is row only applies to 400GBASE-DR\$ and not to 800GBASE-DR8. It should look more like the "TDECQ -Change the title of Figure 124-2 from 10log10(Ceg)c (max)" row on line 52. "Block diagram for 400GBASE-DR4 transmit/receive paths" Proposed Response Response Status O "Block diagram for 400GBASE-DR4 or 400GBASE-DR4-2 transmit/receive paths" Proposed Response Response Status O C/ 124 SC 124.7.1 P**69** L15 # 101 Nicholl, Garv Cisco Systems C/ 124 SC 124.5.4 P**65** L49 # 98 Comment Type ER Comment Status X Table 124-6. Why are the rows "Transmitter overshoot and undershoot (max)", Transmitter Nicholl, Garv Cisco Systems power excursion (max) and "Transmitter transition time (max)" all in itallic? Comment Type ER Comment Status X SuggestedRemedy Missing comma after "400GBASE-DR4-2" Change the font of the text in the rows mentioned in the comment to standard table text SuggestedRemedy Add missing comma after " 400GBASE-DR4-2" Proposed Response Response Status O Proposed Response Response Status O C/ 124 SC 124.7.1 P69 L29 # 102 SC 124.7.1 C/ 124 P68 L44 # 99 Nicholl, Garv Cisco Systems Nicholl, Gary Cisco Systems Comment Type TR Comment Status X Comment Status X Comment Type TR Table 124-6. Footnote "b" only applies to 400GBASE-DR4 Table 124-6. The row for "Outer Optical Modulation Amplitude (OMAouter), each lane SuggestedRemedy (min)b" for 400GBASE-DR4 is different from what we did for 100GBASE-DR in Table 140-6 Update footnote b to make it clear this footnote only applies to 400GBASE-DR4 (see what in 3cu. I am not sure it is correct to add "for TDECQ < 3.4 dB" as the value of OMA (min) is was done in Table 140-6 in 3cu as an example). dependent on the value of TDECQ and is not flat accross the board at "-0.8dBm" Proposed Response Response Status O SuggestedRemedy

I would suggest using the same fomat for 400GBASE-DR4 that was used for 100GBASE-

Response Status O

DR in Table 140-6 of 802.3cu.

Proposed Response

Cl 124 SC 124.7.2 P71 L29 # 103

Nicholl, Gary Cisco Systems

Comment Type TR Comment Status X

Table 124-7. The row "Receiver sensitivity (OMAouter), each lane (max)" for 400GBASE-DR4 is different than what was done for 100GBASE-DR in Table 140-7 in 3cu, and I am not sur eit is technically correct.

SuggestedRemedy

Remove "for TDECQ < 3.4 dB" for the row for 400GBASE-DR4, to follow the same format that was used for 100GBASE-DR in Table 140-7 in 802.3cu.

Proposed Response Response Status O

Cl 124 SC 124.7.3 P72 L40 # 104

Nicholl, Gary Cisco Systems

Comment Type ER Comment Status X

The comma after "400GBASE-DR4" should be underlined.

SuggestedRemedy

Underline the comma after "400GBASE-DR4".

Proposed Response Response Status O

Cl 124 SC 124.11.1 P79 L20 # 105

Nicholl, Gary Cisco Systems

Comment Type T Comment Status X

Table 124.11. Why would the optical return loss be any different between DR4/DR8 and DR4-2/DR8-2 ? Don't they both use the same MPO connector. The value of 25dB for DR4-2/DR8-2 appears to have been copied over from 100GBASE-FR1 in 802.3cu, but isn't FR1 using a different optical connector (LC versus MPO).

SuggestedRemedy

This is more of a question for clarification.

Proposed Response Status O

Cl 124 SC 124.11.3.1.1 P80 L38 # 106

Nicholl, Gary Cisco Systems

Comment Type TR Comment Status X

Figure 124-6 indicates a different lane assignment for 400GBASE-DR4 than is in Clause 124 of the published version of the 802.3 standard. This would appear to make 400GBASE-DR4 incompatible with the current published standard.

SuggestedRemedy

Change the lane assignment in Figure 124-6 in 802.3df D1.0 to match the lane assignment in Figure 124-6 of "P802.3_D3p2".

Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 106 Page 20 of 37 2022-11-14 9:34:29 AM

C/ 172 SC 172.2.4.1 P164 L28 # 107

Nicholl, Shawn AMD Comment Type TR Comment Status X

The NOTE says "The stream of 66-bit blocks generated by this process". However, there are two streams generated in the above process. It would be clearer if the end of the subclause represented the end of the process and aligned with the OTN reference point in the

Also, it would be clearer for the text related to tx coded<65:0> to coincide with the end of the sub-clause (i.e. for that text to follow any discussion related to rate compensation).

Also, where possible it is helpful to re-use text from 802.3-2022 Clause 119.2.4.1 as it enhances readability (i.e. simplifies compare/contrast between Clause 119 and Clause 172).

SuggestedRemedy

Propose the following text:

172.2.4.1 Encode and rate matching

The transmit PCS generates 66-bit blocks based upon the TXD<63:0> and TXC<7:0> signals received from the 800GMII. One 800GMII data transfer is encoded into one 66-bit block. If the transmit PCS spans multiple clock domains, it may also perform clock rate compensation via the deletion of idle control characters or sequence ordered sets or the insertion of idle control characters.

Idle control characters or sequence ordered sets are removed, if necessary, to accommodate the insertion of the alignment markers. See 119.2.3.5 and 119.2.3.8 for the deletion and insertion rules, and 172.2.4.5 for more details on alignment markers.

The transmit PCS generates blocks as specified in the transmit state diagram as shown in Figure 119-14. The contents of each 66-bit block are contained in a vector tx coded<65:0>. tx coded<1:0> contains the sync header and the remainder of the bits contain the payload.

NOTE: The stream of tx_coded<65:0> 66-bit blocks generated by this process, together with the FEC degraded SER and rx local degraded bits should be used as the reference signal for mapping to OTN.

172.2.4.1 66B/66B block distribution

The stream of tx_coded<65:0> 66-bit blocks are distributed to the two flows in a round robin fashion by the block distribution function such that the first 66-bit block is sent to flow 0, the second 66-bit block is sent to flow 1, the third 66-bit block is sent to flow 0, and subsequent 66-bit blocks continue in a round robin distribution procedure across the two flows. This forms two streams, tx coded flow0<65:0> and tx coded flow1<65:0>.

172.2.4.3 64B/66B to 256B/257B transcoder

The 64B/66B to 256B/257B transcoder in each flow is identical to that specified in 119.2.4.2. The transcoder for flow 0 uses the stream of tx coded flow0<65:0> 66-bit blocks. The transcoder for flow 1 uses the stream of tx coded flow1<65:0> 66-bit blocks.

172.2.4.4 Scrambler

<This Comment Proposes no Changes to Text inside this Sub-Clause>

172.2.4.5 Alignment marker mapping and insertion

<This Comment Proposes no Changes to Text inside this Sub-Clause>

Proposed Response Response Status O

C/ 172 SC 172.2.4.4 P164 L47 # 108

Nicholl, Shawn

AMD

Comment Type TR Comment Status X

The bullet that says: "The first 66-bit block of the 257-bit transcoded block following the alignment marker ..." may be open to misinterpretation.

SuggestedRemedy

Propose the following text:

Let tx_coded_j<65:0> and tx_coded_k<65:0> represent two consecutive blocks in the tx coded<65:0> stream. Notably, tx coded i<65:0> belongs to tx coded flow0<65:0> stream. And, tx_coded_k<65:0> belongs to tx_coded_flow1<65:0> stream.

Let tx_coded_i<65:0> represent the first 66-bit block of the 257-bit transcoded block following the alignment marker group in flow 0. It is required that tx coded k<65:0> shall be the first 66-bit block of the 257-bit transcoded block following the alignment marker aroup in flow 1.

Proposed Response Response Status O

C/ 172 SC 172.2.6.2.2 P169 L11 # 109

Nicholl, Shawn

AMD

Comment Status X

Comment Type

TR

Missing any mention of 800GBASE-R.

SuggestedRemedy

For consistency with 119.2.6.2.2, propose to replace text "with x = 0.31" with text "with x = 0.31" 0:31 for 800GBASE-R."

Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 109

Page 21 of 37 2022-11-14 9:34:29 AM

C/ FM SC FM P1 L10 # 110 C/ FM SC FM P10 **L1** # 113 Dawe, Piers Nvidia Dawe, Piers Nvidia Comment Type Ε Comment Status X Comment Type E Comment Status X "Amendment:" - there should be an amendment number here. According to pages 13 and "When the IEEE-SA Standards Board": duplicate section 14. this would be number 10. But 9 amendments before a revision is too many so there SuggestedRemedy should be another roll-up and this could be amendment 1 of 802.3-2023. Remove SuggestedRemedy Proposed Response Response Status O Insert number or placeholder. Also on pages 11 and 27. Add it on page 14. If some amendment numbers including this one are provisional, that can be stated. Proposed Response Response Status O C/ FM SC FM P27 L48 # 114 Dawe. Piers Nvidia SC FM P1 C/ FM L30 # 111 Comment Type E Comment Status X 3bj and 3bk!! They were approved in 2013 and 2014. 3cy uses 3cx and 3cz as its Dawe. Piers Nvidia examples, 3cz uses 3dd, 3cs, 3db, 3ck, 3de and 3cx Comment Type E Comment Status X SuggestedRemedy Media Access Control Parameters for 800 Gb/s and Physical Layers and Management Parameters for 400 Gb/s and 800 Gb/s Operation. Draft D1.0 is prepared for task force Instead of or as well as this bad example, list all the exact amendments and drafts that this preview draft is built against, as P802.3cz does. Also, say which drafts affect this draft and which are believed not to, preferably clause by clause. The editors must have and agree this SuggestedRemedy information: no reason not to share it with the volunteers who do the review work, and the Media Access Control parameters for 800 Gb/s and Physical Layers and management staff editors. parameters for 400 Gb/s and 800 Gb/s operation. Draft D1.0 is prepared for Task Force Proposed Response Response Status O preview Proposed Response Response Status O C/ 1 SC 1.4 P18 L47 # 115 Dawe, Piers Nvidia C/ FM SC FM P**6** L39 # 112 Comment Status X Comment Type E Dawe. Piers Nvidia This project is adding another page of definitions to a very long section that doesn't have Comment Type E Comment Status X the usual pdf bookmarks. The superscript 3 should follow IEEE Xplore, not "contact IEEE." SuggestedRemedy SuggestedRemedy To mitigate the deterioration of document structure and usability, divide 1.4 Definitions into Get the template at https://standards.ieee.org/develop/drafting-standard/resources/ fixed subclauses, e.g. and implement the change. 1.4.1 1 to 8 1.4.2 A to G Proposed Response Response Status O 1.4.3 H to M 1.4.4 N to S 1.4.5 T to Z If Frame can deliver 1.4.0 ... 1.4.8 1.4.A ... 1.4.Z (some such as 1.4.3 are not needed), that would be even more user-friendly.

Proposed Response

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 115

Response Status O

Page 22 of 37 2022-11-14 9:34:29 AM

C/ 1 SC 1.5 P30 L30 # 116 Cl 45 SC 45.2.1.161 P41 L34 # 119 Dawe, Piers Nvidia Dawe, Piers Nvidia Comment Type Е Comment Status X Comment Type E Comment Status X This project is adding to an already long section that lacks the usual level of subdivision Lane 0 maps to register 1.1120, lane 1 maps to register 1.1121, lane 2 maps to register (somewhere around one subclause per page would be normal) 1.1122, and lane 3 maps to register 1.1123. SuggestedRemedy SuggestedRemedy To mitigate the deterioration of document structure and usability, divide 1.5 Abbreviations Lane 0 maps to register 1.1120, lane 1 maps to register 1.1121, and so on, up to lane 7 into several subclauses and register 1.1127. Similarly in 45.2.1.163, 45.2.1.165, 45.2.1.167 Proposed Response Response Status O Proposed Response Response Status O SC 45.2.1.6 Cl 45 P36 L20 # 117 C/ 45 SC 45.2.1.168 P**42** L38 # 120 Dawe, Piers Nvidia Dawe. Piers Nvidia Comment Status X Comment Type T Comment Type E Comment Status X Where possible, entries should be in the standard order: slow to fast, short to long, wide to narrow. Here, we have to read upwards because the entries are listed backwards. "for PMD lane 1: etc.": a bit terse and informal SuggestedRemedy SuggestedRemedy Swap VR8 and SR8 Suggested rewording: Register 1.1450 controls the PMD training pattern for PMD lane 0, register 1.1451 controls the PMD training pattern for PMD lane 1, and so on, up to register Proposed Response Response Status O 1.1457 and PMD lane 7. Proposed Response Response Status O C/ 45 SC 45.2.1.7.4 P37 L23 # 118 Dawe. Piers Nvidia Cl 45 SC 45.2.1.168 P42 L41 # 121 Comment Type T Comment Status X Dawe, Piers Nvidia Missing entries in transmit fault, receive fault and transmit disable tables Comment Type E Comment Status X SuggestedRemedy 92.7.12 and 136.8.11.1.3 Include rows for SuggestedRemedy 100GBASE-VR1, 100GBASE-SR1, 200GBASE-VR2, 200GBASE-SR2, 400GBASE-VR4, 400GBASE-SR4, 800GBASE-VR8, 800GBASE-SR8 92.7.12, 136.8.11.1.3, or 162.8.11.1 as appropriate

Proposed Response

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

400GBASE-DR4, 400GBASE-DR4-2, 800GBASE-DR8, 800GBASE-DR8-2

Response Status O

and

Revise the rubrics.

Proposed Response

Comment ID 121

Response Status O

Page 23 of 37 2022-11-14 9:34:29 AM

Comment Type TR Comment Status X

This says "The polynomial identifier for each lane should be unique; two physically adjacent lanes having the same identifier could impair operation of the PMD control function." This is in a section defining the meanings of bits in a memory map. The memory map serves the sublayer, not the other way round. Advice about signal integrity should be in the clause concerned.

With only four polynomials and eight lanes, the polynomials themselves can't all be different, but that's OK. Impairment is very unlikely unless adjacent lanes use the same polynomial AND the PRBS13Qs in the training pattern are aligned in time with each other. We have written generations of PMD and AUI clauses that use the same pattern on multiple lanes, but they should be skewed, e.g. 120G.3.2.2: "For the case where PRBS13Q or PRBS31Q are used with a common clock, there is at least 31 UI delay between the patterns on one lane and any other lane, so that the symbols on each lane are not correlated." The training frame is 98.3% PRBS13Q. In principle, one could incur the risk warned against with a lane carrying "identifier i" = 0 and an adjacent lane carrying "identifier_i" = 4, with an unlucky timing offset between lanes. As "The PMD shall implement one instance of the PMD control function described in 136.8.11 for each lane", the state machine for each lane can be started and restarted asynchronous to adjacent lanes, so starting the training pattern with a different seed won't solve the issue. The text "For 8-lane use cases different initial seeds should be used where the same polynomial is being reused" recommends a course of action that, on investigation, doesn't address the issue. We should tell the reader what to avoid, not how to avoid it.

Also, the ETC spec has already covered this ground. It uses the same four polynomials and seeds, twice over. No implementation can follow the ETC spec AND this draft (because the default seeds differ) but there is no benefit in the difference.

SuggestedRemedy

- 1. Put signal integrity recommendations in the spec, not in the register definitions for a memory map!
- 2. Change "The polynomial identifier for each lane should be unique; two physically adjacent lanes having the same identifier could impair operation of the PMD control function" to "The polynomial identifier for adjacent lanes should be unique to avoid a risk of impairment of the PMD control function".
- 3. Change "For 8-lane use cases different initial seeds should be used where the same polynomial is being reused." to "For 8-lane use cases, see 162.8.11.1."
- 4. Make the default seeds in Table 162-10a the same as in the ETC spec (seeds 4 to 7 are the same as seeds 0 to 3).
- 5. ETC say "it is recommended to ensure that physically adjacent lanes do not use the same polynomial". Recommend this.
- 6. Also, suggest that when there are more lanes than polynomials to use, significant correlation between any lanes can be avoided by a combination of seed and timing offset. Leave it to the implementer to choose how to do this.

Proposed Response Response Status O

CI 124 SC 124 P59 L36 # 123

Dawe, Piers Nvidia

Comment Type T Comment Status X

Wondering if we want 200GBASE-DR2 and 200GBASE-DR2-2. Will people connect

200G-class servers with copper or MMF only until 200GBASE-DR1 is cheaper or they move on to 400G-class servers?

SuggestedRemedy

If people will want to connect 200G-class servers with SMF, perhaps to a CPO switch, before 200GBASE-DR1 is cheaper, then it will happen. If it will happen, it would be best to include it so that it gets official code points.

Proposed Response Status O

Cl 124 SC 124.1 P61 L36 # 124

Dawe, Piers Nvidia

Comment Type **E** Comment Status **X** 400GBASE-DR4. 400GBASE-DR4-2

SuggestedRemedy

400GBASE-DR4 and 400GBASE-DR4-2

Proposed Response Response Status O

C/ 124 SC 124.2 P62 L13 # 125

Dawe, Piers

Nvidia

Comment Type

E

Comment Status X

six paragraphs 124.2

SuggestedRemedy

six paragraphs in 124.2

Proposed Response Status O

Cl 124 SC 124.2 P62 L40 # 126

Dawe, Piers Nvidia

Comment Type TR Comment Status X

The unlikely case of defective transition density is far more significant than the very modest difference between 2-way and 4-way RS-FEC interleaving. If we are going to break precedent and abandon unrestricted bit-multiplexing, transition density is the first thing to get right, always. With 100G AUI lanes, the Tx silicon can ensure the problem doesn't happen, and we are not mandating 50G/lane AUIs for 800G. We have had some years after this problem was discovered before 800G designs, so it should not be happening now. Let's say so.

SuggestedRemedy

Change "See NOTE at the end of 120.5.2 concerning the transition density of lanes operating at this nominal signaling rate." to "For 400GBASE-DR4 and 400GBASE-DR4-2, see NOTE at the end of 120.5.2 concerning the transition density of lanes operating at this nominal signaling rate. For 800GBASE-DR8 and 800GBASE-DR8-2, see 173.4.2." Similarly in 124.7.2.

In 173.4.2, say that unlike in 120, it is the transmit side PCS and PMA's responsibility to avoid the defective transition density, and give some recommendations. See other comments.

Proposed Response Status O

Cl 124 SC 124.7.2 P70 L36 # 127

Dawe, Piers

Nvidia

Comment Type

TR

Comment Status X

The unlikely case of defective transition density is far more significant than the very modest difference between 2-way and 4-way RS-FEC interleaving and we have the opportunity now to exclude it for 800G PMDs (see another comment).

SuggestedRemedy

As elsewhere: change "See NOTE at the end of 120.5.2 concerning the transition density of lanes operating at this nominal signaling rate." to "For 400GBASE-DR4 and 400GBASE-DR4-2, see NOTE at the end of 120.5.2 concerning the transition density of lanes operating at this nominal signaling rate. For 800GBASE-DR8 and 800GBASE-DR8-2, see 173.4.2." In 173.4.2, say that unlike in 120, it is the transmit side PCS and PMA's responsibility to avoid the defective transition density, and give some recommendations.

Proposed Response Status O

Cl 124 SC 124.7.2 P71

Dawe, Piers

Nvidia

Comment Type

E

Comment Status X

TDECQ

SuggestedRemedy

SECQ (as in 124.8.9.1), three times

Proposed Response Response Status O

Cl 124 SC 124.8.1 P75 L4 # 129

L30

128

Dawe, Piers Nvidia

Comment Type E Comment Status X

800G scrambled idle isn't in 119.2.4.9: different rate, different PCS. See another comment.

SuggestedRemedy

In Table 124-9, after 119.2.4.9, add "or 172.2.4.9"

Proposed Response Response Status O

Cl 124 SC 124.8.5 P76 L5 # 130

Dawe, Piers Nvidia

Comment Type E Comment Status X

This says "The 400GBASE-DR4-2 or 800GBASE-DR8-2 transmitter is tested using an optical channel that meets the requirements for 100GBASE-FR1 in 140.7.5.2" but these PMDs have an optical return loss tolerance of 21.4 while 100GBASE-FR1 uses an optical return loss of 17.1 dB. The cable plant is different (array connectors are angled).

SuggestedRemedy

Change

The 400GBASE-DR4-2 or 800GBASE-DR8-2 transmitter is tested using an optical channel that meets the requirements for 100GBASE-FR1 in 140.7.5.2.

The 400GBASE-DR4-2 or 800GBASE-DR8-2 transmitter is tested using an optical channel with dispersion and insertion loss as for 100GBASE-FR1 in 140.7.5.2, and optical return loss at the maximum for optical return loss tolerance in Table 124-6.

Proposed Response Response Status O

C/ 124 SC 124.11.1 P**79** L20 # 131 C/ 124 SC 124.11.3.1.1 P80 L33 Dawe, Piers Nvidia Dawe, Piers Nvidia Comment Type Ε Comment Status X Comment Type Е Comment Status X These fiber optic cabling characteristics for 400GBASE-DR4-2 and 800GBASE-DR8-2 are TxTxTxTxRxRxRxRx not in the baseline, but are the same as for 100GBASE-FR1. The optical return loss SuggestedRemedy should not follow FR1, as the optical return loss tolerance is significantly different and the Should look like the base doc table of discrete reflectances is different. Proposed Response Response Status O SuggestedRemedy Adjust the optical return loss as necessary to be consistent with the adopted optical return loss tolerance and table of discrete reflectances. C/ 124 SC 124.11.3.1.2 P80 L47 Proposed Response Response Status 0 Dawe. Piers Nvidia Comment Type TR Comment Status X SC 124.11.2.2 C/ 124 P79 L43 # 132 This says to use a single-row 16-fiber interface. But this is not in welch_3df_01a_220222, and 8 x100G SMF modules already exist with 2 x 12-way angled connectors. Dawe, Piers Nvidia Comment Status X Comment Type T SuggestedRemedy Part of the baselines is missing. Both baselines have a table of discrete reflectances Change to 2 x 12-way angled connectors. above 55 dB Proposed Response Response Status O SuggestedRemedy Add this (these) as a new column(s) in Table 124-9 C/ 124 SC 124.11.3.1.2 P80 L50 Proposed Response Response Status O Dawe. Piers Nvidia Comment Type E Comment Status X C/ 124 SC 124.11.2.2 P**79** L43 # 133 "The transmit optical lanes occupy the leftmost eight positions. The receive optical lanes occupy the rightmost eight positions": as there are only 12 positions, "most" is not really Dawe, Piers Nvidia applicable. Comment Type Ε Comment Status X SuggestedRemedy It seems odd that the table of discrete reflectances above 55 dB for 800GBASE-DR8 in the baseline is not the same as the existing table for 400GBASE-DR4, but it is the same as Change to "The transmit optical lanes occupy the eight positions on the left. The receive 400GBASE-DR4-2 and 800GBASE-DR8-2. optical lanes occupy the eight positions on the right.

Proposed Response

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

SuggestedRemedy

Proposed Response

Reconcile the tables for 400GBASE-DR4 and 800GBASE-DR8

Response Status O

Response Status O

134

135

136

C/ 162 SC 162.8.11.1 P92 L8 # 137

Dawe, Piers Nvidia Comment Type Т Comment Status X

the state of the PRBS generator shall be set to a value in the variable - eh? If the variable is a 13-bit seed, it contains 0s and 1s.

SuggestedRemedy

Rewrite for clarity

Proposed Response Response Status O

C/ 162 SC 162.8.11.1 P92 **L9** # 138 Nvidia

Comment Type T Comment Status X

The variable seed i is not defined. 136.8.11.1.3 says "The default value of seed i shall be the value given in Table 136-8 for p = I," but neither p nor Table 136-8 apply here. Maybe they should?

SugaestedRemedy

Dawe, Piers

If the seed bits in Table 162-10a are the defaults for seed i, say so.

Proposed Response Response Status O

SC 162.8.11.1 C/ 162 P92 L29 # 139

Dawe, Piers Nvidia Comment Type TR Comment Status X

Dedault seeds 4 to 7 are different to seeds 0 to 3, contrary to the ETC 800G spec. No implementation can follow the ETC spec AND this draft (because the default seeds differ) but there is no benefit in the difference.

We have written generations of PMD and AUI clauses that use the same pattern on multiple lanes, but they should be skewed, e.g. 120G.3.2.2: "For the case where PRBS13Q or PRBS31Q are used with a common clock, there is at least 31 UI delay between the patterns on one lane and any other lane, so that the symbols on each lane are not correlated." The training frame is 98.3% PRBS13Q. In principle, one could incur the risk warned against with a lane carrying "identifier_i" = 0 and an adjacent lane carrying "identifier i" = 4, with an unlucky timing offset between lanes. As "The PMD shall implement one instance of the PMD control function described in 136.8.11 for each lane", the state machine for each lane can be started and restarted asynchronous to adjacent lanes, so starting the training pattern with a different seed won't solve the issue.

SuggestedRemedy

- 1. Make the default seeds in Table 162-10a the same as in the ETC spec (seeds 4 to 7 are the same as seeds 0 to 3).
- 2. ETC say "it is recommended to ensure that physically adjacent lanes do not use the same polynomial". Recommend this.
- 4. Also, point out that significant correlation between any lanes can be avoided by a combination of seed and timing offset. Leave it to the implementer to choose how to do this.

Proposed Response Response Status O

C/ 162 SC 162.9.4 P93 L17 # 140

Dawe, Piers Nvidia Comment Type Comment Status X

"For an 800GBASE-CR8 PMD or for a 100GBASE-CR1, 200GBASE-CR2, or 400GBASE-CR4 PMD in the same package as the PCS sublaver": it's very easy to misunderstand this.

SuggestedRemedy

At least put a comma after "CR8 PMD". Also in 163.9.2.

Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 140

Page 27 of 37 2022-11-14 9:34:29 AM

Cl 162 SC 162.9.5 P93 L36 # 141

Dawe, Piers Nvidia

Comment Type E Comment Status X

This text is an informative NOTE in the standard in force, as below. While I can see the reason to make it normative for the transmitter, for the receiver this information about transmitter behavoiur is explanation, not something the receiver does.

SuggestedRemedy

Change it from a normative table footnote to an informative table note. Similarly for 163.9.3.

Proposed Response Status O

C/ 167 SC 167.5.1 P111 L7 # [142]

Dawe. Piers Nvidia

Dawe, Piers

Nvidia

Comment Type

E

Comment Status X

Strange to talk about 800G before 100G and 200G: not the usual order (slow MAC to fast MAC).

SuggestedRemedy

The block diagrams for 100GBASE-VR1 and 100GBASE-SR1 are equivalent to Figure 167-2, but for one lane per direction. The block diagrams for 200GBASE-VR2 and 200GBASE-SR2 are equivalent to Figure 167-2, but for two lanes per direction. The block diagrams for 800GBASE-VR8 and 800GBASE-SR8 are equivalent to Figure 167-2, but for eight lanes per direction.

or

The block diagrams for 100GBASE-VR1 and 100GBASE-SR1, for 200GBASE-VR2 and 200GBASE-SR2, and for 800GBASE-VR8 and 800GBASE-SR8 are equivalent to Figure 167-2, but for one, two and eight lanes per direction respectively.

Proposed Response Status O

Cl 167 SC 167.8.1 P117 L4 # [143

Dawe, Piers Nvidia

Comment Type T Comment Status X

In Table 167-10, Test patterns, need a new reference for scrambled idle. See another comment.

SuggestedRemedy

Change "82.2.11 and 91. or 119.2.4.9" to "82.2.11 and 91. or 119.2.4.9. or 172.2.4.9"

Proposed Response Response Status O

CI 167 SC 167.8.6 P118 L9 # 144

Dawe, Piers Nvidia

Comment Type E Comment Status X

Font problem

SuggestedRemedy

Proposed Response Status O

Cl 167 SC 167.10.3 P122 L8 # 145

Dawe, Piers

Nvidia

Comment Type

T

Comment Status X

The two options for 400GBASE-SR8 were defined but we should check if the industry is still split on how to connect 8-lane MMF modules.

SuggestedRemedy

Check if Option B, 16-fiber interface, has traction in the industry. If it doesn't, don't include it.

Proposed Response Status O

C/ 167 SC 167.10.3 P122 L49 # [146]
Dawe, Piers Nvidia

Comment Type TR Comment Status X

This says "While there has not been an adopted baseline for a 16-lane MDI the language in 167.10.3.4 (below) from 400GBASE-SR8 is a good starting point". This material was explicitly EXCLUDED from the baseline murty_3df_01a_220315.pdf "MDI and lane assignments for eight lane MMF links will be taken up in subsequent meetings." It's not as simple as just copy 400GBASE-SR8 because the industry has chosen angled connectors for 8x100G MMF.

SuggestedRemedy

Add the 2-row x12 angled connector. If appropriate, add the x16 angled connector. If appropriate, delete the one or both "flat" (non-angled) connectors. The text might be like this (references need checking):

The MDI adapter or receptacle shall meet the dimensional specifications for either interface 7-2-3: MPO adapter interface - opposed keyway configuration or interface 7-2-9: MPO active device receptacle, angled interface, as defined in IEC 61754-7-1. The plug terminating the optical fiber cabling shall meet the dimensional specifications of interface 7-2-1: MPO female plug connector, down-angled interface for 2 to 24 fibres, as defined in IEC 61754-7-1.

The MDI connection shall meet the interface performance specifications of IEC 63267-1 for performance grade Bm/1m.2

IEC 63267-1 with performance grade 1m specification is available as a Pre-Release Version (PRV) Final Draft International Standard (FDIS); final published version of this specification is expected to be available in 2023.

Proposed Response Status O

C/ 169 SC 169.2.4 P130 L33 # 147

Dawe, Piers

Nvidia

Comment Type

E

Comment Status X

Wow, this is too mean with the information. Compare 116.2.4: the equivalent of this is missing: "The 200GBASE-R and 400GBASE-R PMAs perform the mapping of transmit and receive data streams between the PCS and PMA via the PMA service interface, and the mapping and multiplexing of transmit and receive data streams between the PMA and PMD via the PMD service interface. In addition, the PMA performs retiming of the received data stream when appropriate, optionally provides data loopback at the PMA or PMD service interface, and optionally provides test pattern generation and checking."

SuggestedRemedy

At least say that a PMA connects the PCS and PMA via the PMA service interface, and the PMA and PMD via the PMD service interface, and that there can be more than one PMA (in series) for one MAC. It performs retiming of the received data stream when appropriate. There are optional defined physical instantiations called AUIs.

And/or, at line 35, add "and a summary of its functions is given in 173.1.3".

Proposed Response Status O

Cl 169 SC 169.2.5 P131 L50 # 148

Dawe, Piers Nvidia

Comment Type E Comment Status X

Is a "linked device" defined or explained anywhere"? The definition and use of "link" is a delicate area.

SuggestedRemedy

Delete "linked". In the next line, change "the link" to "a link".

Proposed Response Status O

Cl 169 SC 169.3.1 P132 L21 # 149

Dawe, Piers

Nvidia

Comment Type

T

Comment Status X

In Figure 116-2, multiple lanes are shown explicitly: PMA:IS_UNITDATA_0.request PMA:IS_UNITDATA_1.request ... PMA:IS_UNITDATA_7.request

SuggestedRemedy

As a compromise, follow e.g. Figure 120G-2; add the short diagonal lines "n" to show n lanes, not n requests on one lane with a constant ordering. Several figures, including Fig 172-2 where showing the numbers, 16 and 32, will be helpful.

Proposed Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 149

Page 29 of 37 2022-11-14 9:34:29 AM

C/ 169 SC 169.5 P134 L53 # 150 C/ 171 SC 171.4 P152 L18 Dawe, Piers Dawe, Piers Nvidia Nvidia Comment Type Ε Comment Status X Comment Type Ε Comment Status X 116.5 says "Skew (or relative delay) can be introduced between lanes". This says "Skew activate t (or relative delay) can be introduced between PCS lanes" which gives a false impression hreshold that PMA and PMD lanes don't get skewed. SuggestedRemedy SuggestedRemedy Delete "PCS", once. change to shorter names, e.g. FEC degraded SER thresh on Proposed Response Response Status O Proposed Response Response Status O C/ 169 SC 169.5 P136 L27 # 151 C/ 171 SC 171.4 P153 L11 Nvidia Dawe. Piers Dawe. Piers Nvidia Comment Type E Comment Status X Comment Type T Comment Status X points for single 800GAUI-n SugaestedRemedy points for a single 800GAUI-n Proposed Response Response Status O SuggestedRemedy C/ 170 SC 170 P141 **L1** # 152 Dawe, Piers Nvidia Comment Type E Comment Status X This has got so little to say it's a waste of a clause number. The 100/200/400/800GMII is Proposed Response Response Status O like the MAC: almost identical apart from rates, timing and optional EEE. SuggestedRemedy Merge 170 into 117 or better, merge 170 and 117 into 81. C/ 171 SC 171.4 P153 L11 Proposed Response Response Status O Dawe. Piers Nvidia Comment Status X Comment Type T

153

Make these tables full width, make the right hand columns wider, also in Clause 172. It may be necessary to set break points in these long "words". In maintenance we might

154

Under "MDIO status variable" there is an entry "Lane 0 to 31 aligned" but this isn't a variable that indicates if lanes 0 to 31 are aligned. Table 45-350 has "Name"s Lane 0 aligned. Lane 1 aligned, and so on. Is there such a thing as an "MDIO variable" anyway? Clauses such as PCS have variables, MDIO has registers. The way of talking about such multilane things was solved long ago; e.g. "84.7.5 PMD lane-by-lane signal detect function"

Because a "variable" must be talking about one lane not the pair of registers recording 16 or 32 lanes, change "Lane 0 to 31 aligned" back to how it is in 117: "Lane x aligned" or "Lane i aligned" or better, "Lane aligned". "Lane-by-lane aligned" seems odd, but "DTE XS FEC symbol errors lane 0 to lane 31" below can be "DTE XS FEC symbol errors by lane" Similarly in several tables, also in other clauses such as 172, PCS.

155

16 bits for 32 lanes

SuggestedRemedy

Need more registers

Proposed Response Response Status O

C/ 172 SC 172.1.1 P160 C/ 172 SC 172.1.5 P162 L23 L11 # 156 # 159 Dawe, Piers Dawe, Piers Nvidia Nvidia Comment Type Е Comment Status X Comment Type т Comment Status X The paragraph of introduction in 119.1.1 is missing: "Both 200GBASE-R and 400GBASE-R The baseline (shrikhande 3df 01a 221004, see slide 10) shows that the two flows' are based on a 64B/66B code. The 64B/66B code supports transmission of data and alignment insertion are connected. 172.2.1 ignores this too, although 172.2.4.4 says what control characters. The 64B/66B code is then transcoded to 256B/257B encoding to reduce to do, but it should be made obvious in the figure that a linkage is needed. the overhead and make room for forward error correction (FEC). The 256B/257B encoded SuggestedRemedy data is then FEC encoded before being transmitted. Data distribution is introduced to Show "Alignment insertion" across both flows as in shrikhande 3df 01a 221004, or make support multiple lanes in the Physical Layer. Part of the distribution includes the periodic the point some other way such as "Synchronization" (used in the ETC 800G spec) or insertion of an alignment marker, which allows the receive PCS to align data from multiple lanes." "alignment". Proposed Response Response Status 0 SuggestedRemedy At least refer to 172.1.3 as an introduction. Proposed Response Response Status O C/ 173 SC 173.3 P179 L17 # 160 Dawe, Piers Nvidia Comment Status X Comment Type Ε SC 172.1.5 P**162** C/ 172 L12 # 157 another PMA or PMD Dawe. Piers Nvidia SuggestedRemedy Comment Type E Comment Status X a PMD or another PMA "66B Block distribution": bits not bytes, rogue capital, style Proposed Response Response Status O SuggestedRemedy 66-bit block distribution also 66-bit block collection SC 173.3 C/ 173 P179 L19 # 161 Proposed Response Response Status O Dawe, Piers Nvidia Comment Type Ε Comment Status X C/ 172 SC 172.1.5 P162 L12 # 158 "defined in 169.3" but 173.2 says "defined in 169.3.1" Dawe, Piers Nvidia SuggestedRemedy Comment Type Ε Comment Status X Reconcile Transcode Proposed Response Response Status O SuggestedRemedy

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

transcode - 4 times Also in this figure: Encode, Decode, Interleave, Lane

Response Status O

Proposed Response

Comment ID 161

Page 31 of 37 2022-11-14 9:34:29 AM

C/ 173 SC 173.4 P180 L20 # 162 Dawe, Piers Nvidia Comment Type Т Comment Status X The interface below the PMA (8 lanes) connects with either a PMD or a physically instantiated interface (800GAUI-8). SuggestedRemedy The interface below the PMA (8 lanes) either connects with a PMD or it is a physically instantiated interface (800GAUI-8) connecting to another 800GAUI-8 PMA interface in another PMA. Similarly twice more. Proposed Response Response Status O SC 173.4 C/ 173 P180 **L1** # 163 Dawe. Piers Nvidia Comment Type E Comment Status X Something strange about the page layout; these sections start to the left of the header SugaestedRemedy Reconcile Proposed Response Response Status O C/ 173 SC 173.4 P180 L10 # 164 Dawe, Piers Nvidia Ε Comment Type Comment Status X 32:8 PMA Functional Block Diagram

SuggestedRemedy

Proposed Response

32:8 PMA functional block diagram - 3 figures

Response Status O

Cl 173 SC 173.4.1 P180 L44 # [165]

Dawe, Piers Nvidia

Comment Type E Comment Status X

The next sentence says "at the service interface below the PMA"

SuggestedRemedy

So, this one should say "at its service interface"

Proposed Response Status O

Cl 173 SC 173.4.2.1 P184 L10 # 166

Dawe, Piers

Nvidia

Comment Type

TR

Comment Status X

This additional constraint provides a very modest benefit that is judged not necessary in 400G Ethernet. However, the rare but much more harmful "clock content" (transition density) issue that was discovered late in P802.3bs should now be outlawed. There are many easy ways to do this.

SuggestedRemedy

Make this a recommendation "It is recommended that each of the 8 output lanes contain two unique PCSLs from PMA client lanes i = 0 to 15 and two unique PCSLs from PMA client lanes i = 16 to 31".

Add constraint: "The arrangement of lanes and their skew shall ensure that the reduced transition density described at the end of 120.5.2 does not occur."

Proposed Response Status O

Cl 173 SC 173.4.2.2 P184 L37 # 167

Dawe, Piers Nvidia

Comment Type TR Comment Status X

This is a PMA. On the receive side, it doesn't know and can't control the PCSLs of the signals it carries.

SuggestedRemedy

Replace this with a practical criterion to ensure that the reduced transition density doesn't happen, if any is needed, e.g. that each of the 8 outputs is derived from four contiguous lanes in the set of 32 incoming PMA lanes. There is negligible benefit in the 4-FEC multiplexing on the receive side because there are only PMAs that can make more errors after this, and their maximum error ratios are far lower than the PMD's.

Proposed Response Response Status O

C/ 173 SC 173.4.2.3 P185 L2 # 168 C/ 173 SC 173.4.11 P187 L20 # 171 Dawe, Piers Nvidia Dawe, Piers Nvidia Comment Type E Comment Status X Comment Type E Comment Status X This can be made clearer. As I think 120 doesn't address precoding SuggestedRemedy SuggestedRemedy Change "lane shall be mapped together to an output lane" to "lane shall be mapped to the Does 120.5.11.2 need updating or is there a place in 135 that addresses it? same output lane" Proposed Response Response Status O Proposed Response Response Status O C/ 173 SC 173.5 P187 L33 # 172 C/ 173 SC 173.4.2.3 P185 L3 # 169 Dawe. Piers Nvidia Nvidia Dawe, Piers Comment Type T Comment Status X Comment Type TR Comment Status X "Mapping of MDIO control variables to PMA control variables is shown in Table 173-2. "The order of PCSLs from an input lane does not have to be maintained on the output lane" Mapping of MDIO status variables to PMA status variables is shown in Table 173-3." But status and control go in opposite directions. SuggestedRemedy SuggestedRemedy Is this enough to exclude the reduced transition density issue? If not, it can be tightened to require the lanes remain in the same or reversed order, not re-ordered about any old how. Mapping of PMA status variables to MDIO status variables is shown in Table 173–3. Similarly in next sentence. Proposed Response Response Status O Proposed Response Response Status O C/ 173 SC 173.4.3.5 P185 L49 # 170 C/ 173 SC 173.5 P189 L9 # 173 Dawe, Piers Nvidia Dawe, Piers Nvidia Comment Type E Comment Status X Comment Type E Comment Status X "group of PMAs" puzzled me. PMAs are not used in parallel. PRBS Tx pattern testing SuggestedRemedy SuggestedRemedy Change group to series, or sequence PRBS Tx pattern testing error counter Proposed Response Response Status O Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

C/ 120F SC 120F P198 L8 # 174 C/ 120G SC 120G.2 P207 **L8** # 177 Dawe, Piers Nvidia Dawe, Piers Nvidia Comment Type Ε Comment Status X Comment Type Ε Comment Status X This project is lengthening this title but a five-line title is too long. If we had 16 x 100G As dealing with larger numbers of lanes in compliance boards is an engineering issue... AUIs it would be even worse. And by the way, it might have been helpful to show that these are differential. SuggestedRemedy SuggestedRemedy Name it it the way we name PMD clauses: It would help to add the short diagonal lines showing n lanes. Also Figure 120G-4 Chip-to-chip 100 Gb/s/lane Attachment Unit Interfaces type 100GAUI-1 C2C, 200GAUI-2 Proposed Response Response Status O C2C, 400GAUI-4 C2C, and 800GAUI-8 C2C Similarly for 120G Proposed Response Response Status 0 C/ FM SC FM P**1** L8 # 178 Nvidia Dawe, Piers C/ 120F SC 120F.1 P199 L9 # 175 Comment Type E Comment Status X Task Force name Task Force Dawe, Piers Nvidia Comment Type Ε Comment Status X SuggestedRemedy 120.5.7.2 doesn't address precoding in C2C Task Force 3 times Proposed Response SuggestedRemedy Response Status O Delete the reference here or change 120.5.7.2 Proposed Response Response Status O C/ 172 SC 172.2.1 P163 L19 # 179 Dawe. Piers Nvidia SC 120G.1 C/ 120G P204 L44 # 176 Comment Type Ε Comment Status X "distributed in a round-robin fashion into two parallel transmit functions": sort of slang. Dawe, Piers Nvidia Where I come from, all robins look round. Comment Type Ε Comment Status X SuggestedRemedy Each 100GAUI-1, 200GAUI-2, 400GAUI-4 C2M, *and* 800GAUI-8 C2M data path contains Change "a round-robin fashion" to "an alternating fashion" here; in 172.2.4.1, change "a one, two, four, *or* eight differential lanes round robin fashion" to "an alternating fashion". Similarly in 172.2.5.8. SuggestedRemedy Proposed Response Response Status O Change and to or Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Cl 172 SC 172.2.1 P163 L21 # [180]

Dawe, Piers Nvidia

Comment Type T Comment Status X

"Within each flow, the 66-bit blocks are transcoded to 257-bit blocks, scrambled, and alignment markers are periodically added to the data stream."

SuggestedRemedy

Modify this to say that the insertion of alignment markers is not independent for each flow.

Proposed Response Status O

CI 172 SC 172.2.1 P163 L22 # 181

Dawe, Piers

Nvidia

Comment Type

E

Comment Status X

The data stream is distributed to two 5140-bit blocks and then FEC encoded. The two FEC codewords are then interleaved before data is distributed to individual PCS lanes.

SuggestedRemedy

For each flow, the data stream is distributed to two 5140-bit blocks and then FEC encoded. For each flow, the two FEC codewords are then interleaved before data is distributed to individual PCS lanes.

Proposed Response Response Status O

Cl 172 SC 172.2.2 P163 L46 # 182

Dawe, Piers Nvidia

Comment Type E Comment Status X

"Use of blocks" - ambiguous: there are 257-bit blocks as well as FEC blocks, even if we call those "codewords". This title dates from 49.2.3 Use of blocks, before 257-bit blocks and FEC.

SuggestedRemedy

Change "blocks" to "66-bit blocks" here and at line 49.

Proposed Response Response Status O

C/ 172 SC 172.2.4.4

Dawe, Piers

Nvidia

Comment Type

E

Comment Status X

The curly brackets must be trying to tell the reader something, but I don't know what.

P165

L8

183

SuggestedRemedy

Delete them, or define what they mean, or change to some notation that is defined.

Proposed Response Status O

Cl 172 SC 172.2.4.4 P165 L8 # [184

Dawe, Piers

Nvidia

Comment Type

E

Comment Status X

Two fifths of this table is useless clutter, and it would be good to use spaces in the normal way.

SuggestedRemedy

Change

0x9A,0x4A,0x26,0xB6,0x65,0xB5,0xD9,0xD9,0xFE,0x71,0xF3,0x26,0x01,0x8E,0x0C

9A, 4A, 26, B6, 65, B5, D9, D9, FE, 71, F3, 26, 01, 8E, 0C

and so on. In the text, say that these are in hex. Similarly in Table 172-2.

Proposed Response Response Status O

Cl 172 SC 172.2.4.8 P166 L51 # 185

Dawe, Piers Nvidia

Comment Type T Comment Status X

Careful, "function" has a precise meaning in PCS clauses. This can be more specific and informative.

SuggestedRemedy

Change "The functions ... are" to "the 64B/66B encoder ... is"

Proposed Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 185

Page 35 of 37 2022-11-14 9:34:29 AM

Cl 172 SC 172.2.4.9 P167 L25 # 186

Dawe, Piers Nvidia

Comment Type E Comment Status X

"Test-pattern generators are identical to that specified in 119.2.4.9" there is only one test pattern, and although it is generated in an analogous way to 119.2.4.9, it's a different PCS and different bits in the pattern.

SuggestedRemedy

Change to "A scrambled idle test pattern can be generated in the same way in the same way as in 119.2.4.9".

Proposed Response Status O

Cl 172 SC 172.2.5.3 P168 L1 # 187

Dawe, Piers Nvidia

Comment Type E Comment Status X

The relation between hi_ser_0, hi_ser_1 and hi_ser appears later within a state machine variable definition, which is too obscure. More generally, I could not find where the purpose of hi_ser is introduced.

SuggestedRemedy

Add something in regular text (possibly elsewhere) that says that what hi_ser for, and that it is the OR of hi ser 0 and hi ser 1.

Proposed Response Status O

Cl 172 SC 172.2.5.8 P168 L33 # 188

Dawe, Piers Nvidia

Comment Type E Comment Status X

This says "See 119.2.3.5 and 119.2.3.8 for the deletion and insertion rules" but those subclauses are titled "119.2.3.5 Idle (/I/)" and "119.2.3.8 Ordered set (/O/)" and the content isn't there so the reader doesn't know to look there, or follow the links from there to 83 to find the deletion and insertion rules.

SuggestedRemedy

Improve the titles of those subclauses: "Idle (/I/) and idle insertion and deletion" and "Ordered set (/O/) and ordered set deletion"

Proposed Response Status O

Cl 172 SC 172.3.5 P173 L31

Dawe, Piers

Nvidia

Comment Type

TR

Comment Status X

I could not find FEC_cw_counter in the base document (802.3-2022 Section 8) or the PCS baseline shrikhande_3df_01a_221004, and in 802.3ck it's for RS-FEC-Int (for 100GBASE-P PHYs 100GBASE-KR1 and 100GBASE-CR1) only. It's not applicable to any 200G or 400G, which is what the 800G PCS is based on. The same applies to 172.3.6 FEC_codeword_error_bin_i, I think.

SuggestedRemedy

Have we had the discussion as to whether we want to copy these features from a feature of a one-speed specialist PCS into a regular PCS feature that applies to any 800GBASE-R PHY?

Proposed Response Status O

Cl 173 SC 173.1.4 P177 L28 # 190

Dawe, Piers Nvidia

Comment Type T Comment Status X

"A ... PMA is required to support an physical instantiation of the PMA service interface": doesn't make sense, as the PMA service interface is part of the PMA. an vs. a.

SuggestedRemedy

is used to implement a ...?

Proposed Response Status O

Cl 173 SC 173.2 P178 L51 # 191

Dawe, Piers Nvidia

Comment Type T Comment Status X

"The PMA receives": confusing and incomplete.

SuggestedRemedy

In the transmit direction, the PMA receives 32 parallel bit streams, each at the nominal signaling rate of the PCSL. In the receive direction, it delivers 32 parallel bit streams to its client.

Similarly in the next paragraph for an 8-lane interface.

Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 191

Page 36 of 37 2022-11-14 9:34:29 AM

189

C/ 167 SC 167.7.1 P114 L10 # 192 C/ 171 SC 171.2 P150 L4 # 195 Cisco Systems Cisco Systems Nicholl, Gary Nicholl, Gary Comment Type Ε Comment Status X Comment Type Е Comment Status X Table 167-7. The order of the PMDs in the 'Signaling rate" row is different from what was 800GXS should be 400GXS done in Clause 124. SuggestedRemedy SuggestedRemedy Change Proposing to reorder the data in this row to put the lower speed and lower lane count "PCS and 800GXS sublayers specified in 118.2" PMDs first, i.e. "Other PMDs" "PCS and 400GXS sublayers specified in 118.2" "800GBASE-VR8, 800GBASE-SR8 PMDs" Proposed Response Response Status O Proposed Response Response Status O C/ 173 SC 173.4 P182 L38 # 196 C/ 167 SC 167.7.2 P115 L12 # 193 Nicholl, Gary Cisco Systems Nicholl, Gary Cisco Systems Comment Type T Comment Status X Comment Status X Comment Type Ε Figure 173-4 (8:32 PMA) there should be no PMA:IS SIGNAL indication towards the PMA Table 167-8. The order of the PMDs in the 'Signaling rate" row is different from what was (AUI is not able to transfer an out of band status signal) and possibly no "SIL" block in the done in Clause 124. block diagram. SuggestedRemedy The same comment applies to the 8:8 PMA in Figure 173-5. Proposing to reorder the data in this row to put the lower speed and lower lane count SuggestedRemedy PMDs first, i.e. "Other PMDs" Remove the PMA:IS SIGNAL indication signal and the "SIL" block from Figure 173-4 and "800GBASE-VR8, 800GBASE-SR8 PMDs" Figure 173-5. Proposed Response Response Status O Proposed Response Response Status O C/ 167 SC 167.8.6 P118 **L6** # 194 C/ 173 SC 173.4 P181 / 40 # 197 Nicholl, Garv Cisco Systems Nicholl, Gary Cisco Systems Comment Type E Comment Status X Comment Type E Comment Status X Table 167-12. The font for the text in the "PMD Type" column looks incorrect. Also the Figure 173-3/4/5/. Need to make it clear if the sublaver above or below is another PMA. editing instruction is "change this table", but then no underline or strickthrough. Perhaps the that the interface is connected over a physically instanitated AUI (800GAUI-8) editing instruction should have been "Replace Table 167-12 with the following:"? SuggestedRemedy SuggestedRemedy Update Figure 173-3/4/5 to make it clear if the sublaver above or below is another PMA. Change the font in the "PMD Type" column to use the standard table font and updte the that the interface is connected over a physically instanitated AUI (800GAUI-8) editing instruction to "Replace Table 167-12 with the following:" Proposed Response Response Status O Proposed Response Response Status O

TYPE: TR/technical required ER/editorial required GR/general required T/technical E/editorial G/general COMMENT STATUS: D/dispatched A/accepted R/rejected RESPONSE STATUS: O/open W/written C/closed Z/withdrawn SORT ORDER: Comment ID

Comment ID 197

Page 37 of 37 2022-11-14 9:34:29 AM