## 200G PAM4 per Lane C2M Channel Technical Feasibility

Rick Rabinovich February 24, 2022



### Contributors and Supporters

Contributors:

- Richard Mellitz (SAMTEC)
- Brandon Gore (SAMTEC)

#### Supporters:

- Sam Kocsis (Amphenol)
- Ali Hammoodi (Amphenol)
- Adee Ran (Cisco)
- Ali Ghiasi (Ghiasi-Quantum LLC)
- Howard Heck (Intel)
- Phil Sun (Credo)
- Bill Simms (NVIDIA)
- John Calvin (Keysight Technologies)



### Objectives

- Determine the C2M Channel Technical Feasibility Using COM
- The purpose of this presentation is NOT to offer "the" solution
- The intention is to OPEN the conversation and identify the variables that will need to be adjusted to arrive at a solution
- It will be shown that incremental changes to the .ck project parameters may not be enough and that a more thorough alternative will be necessary.
  - ✤ COMPREHENSIVE rather than INCREMENTAL solution




### C2M Channel Highlights

- Traditional Topology, i.e., medium PCB material between ASIC and Connector
  - Short Channel Ex. NIC card
- Short Host Channel IL ~ 7 dB @ Nyquist
- Channel with IMPAIRMENTS
  - ASIC/Connector vias/Insert module finger transition
  - Layout Turns
  - Skew Compensation
  - Full Channel Crosstalk
- MDI is an OSFP Connector
- Assume ASIC Parallel Fan-Out
- Two HCB losses 2.5 dB and 4.0 dB @ Nyquist
- COM rev. 3.4




### Structure View & Insertion Losses






# 200G PAM4 C2M Technical Feasibility Orthogonal vs. Parallel Fanouts





# 200G PAM4 C2M Technical Feasibility ASIC Ball Model Example







#### IL/RL Performance















#### FEXT/NEXT Performance












#### COM Results – "Incremental" Changes

	P802.3.ck	P802.3df			
f_b	53.125	106			
C_d	[1.2e-40]	[0.7e-4,0]			
L_s	[0.12 0]	[0.1,0]			
C_b	[0.3e-40]	[0.23e-4 0]			
N_b	4	9			
eta_0	4.10E-08	4.10E-09			
SNR_TX	32.5	33			
package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	[0 0.000644085 0.00018018]			
package_tl_tau	6.141E-03	0.0057			
package_Z_c	[87.5 87.5 ; 92.5 92.5 ]	[87.5 87.5 ; 92.5 92.5 ]			

#### $IL_{HCB} = 2.5 \text{ dB}$









No FEXT

 $\times$ 



#### Bathtub and Pulse Response – Incremental Changes








#### COM Results - Comprehensive Changes

 $IL_{HCB} = 2.5 \text{ dB}$ 

📣 COM r3.40 results	—		$\times$
: Case 1: z_p=(15:1.8, 0:0, 0:0, 15: : EH = 17.710 mV (pass) : VEC = 10.802 dB (pass) : PASS ERL = 11.993 dB (NaN d : Case 2: z_p=(31:1.8, 0:0, 0:0, 31: : EH = 16.130 mV (pass) : VEC = 10.734 dB (pass) : PASS ERL = 11.993 dB (NaN d	IB,11.993 d 1.8) (TX, R	B) K, NEXT,	
ок			

4 FEXTs

#### $IL_{HCB} = 4 dB$




4 FEXTs


		Incremental	Comprehensive		
	P802.3.ck	P802.3df	P802.3df		
f_b	53.125	106	106		
C_d	[1.2e-40]	[0.7e-4 , 0]	[0.7e-4 , 0]		
L_s	[0.12 0]	[0.1,0]	[0.1,0]		
C_b	[0.3e-4 0]	[0.23e-4 0]	[0.23e-4 0]		
N_b	4	9	9		
eta_0	4.10E-08	4.10E-09	4.10E-09		
SNR_TX	32.5	33	33		
package_tl_gamma0_a1_a2	[0 0.0009909 0.0002772]	[0 0.000644085 0.00018018]	[0 0.000644085 0.00018018]		
package_tl_tau	6.141E-03	0.0057	0.0057		
package_Z_c	[87.5 87.5 ; 92.5 92.5 ]	[87.5 87.5 ; 92.5 92.5 ]	[87.5 87.5 ; 92.5 92.5 ]		
b_max(1)	0.4	0.4	0.85		
DER_0	1.00E-05	1.00E-05	1.00E-04		
N_bg	0	0	3		
N_bf	3	3	3		
N_f	40	40	40		
C_p	[0.87e-4 0]	[0.87e-4 0]	[0 0]*		


\* Note: C\_p already included in simulation model




### Bathtub and Pulse Response - Comprehensive Changes












### Nemesis – Channel Transitions

#### **Vias and Stubs**

- 1. ASIC to PCB and PCB to Connector
  - Are we reaching the end of life for transition vias?
    - Although blind vias was is used in this study



- 2. Paddle board finger to connector spring
  - Are we reaching the end of life for paddle board finger connectivity?



#### Comments?



### Summary

#### "Equal Distribution of *PAIN*" to make C2M a viable interface:

- **1.** Need to improve transition technology at both ends of connectors and ASIC
  - Other media rather than PCB, i.e., co-package, pigtail connector, etc.
  - Improve connector performance
- 2. Stronger FEC , i.e.,
  - DER\_0 to be 1e-4 (one order of magnitude better than it is today)
  - Segmented FEC (?)
- 3. Stronger Equalization at Tx and Rx, i.e.,
  - Enable three groups of three floating taps (similar to .ck backplane)
  - **b\_max(1) = 0.85** and as an example of strong equalization for this specific channel
- 4. Reduce Intrinsic Chip Noise by one order of magnitude (from 4.10e-08 to 4.10e-09)
- 5. IL<sub>HCB</sub> range 2.5 dB to 4 dB
- 6. Improve Interpretation of some COM parameters
  - Cp = 0 to avoid double capacitive counting if model already includes ball elements
    - Ex.: Lumped ports already include the equivalent to solder balls



### Q & A



## Additional Data



#### Working Spreadsheet

	А	В	с	D	E	F	G	н	I J	к	L	м	N	0	Ρ	Q	
1		Table 93A-1 parameters					/O control		Table 93A–3 parameters				Floating Tap Control				
2	Parameter	Setting	Units	Information	1	DIAGNOSTICS	1	logical	Parameter (ms)	Setting	Units		N_bg	3	0 1 2 or 3 grou	ps	
3	f_b	106.00	GBd			DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	0 0.000644085 0.00018018	3]		N_bf	3	taps per group	2	
4	f_min	0.05	GHz			CSV_REPORT	1	logical	package_tl_tau	0.0057	ns/mm		N_f	40	pan for floating	g taps	
5	Delta_f	0.01	GHz			RESULT_DIR	.\results\200GEL	VSR_host_TP1	a package_Z_c	[87.5 87.5 ; 92.5 92.5 ]	Ohm		bmaxg	0.2	E value for floa	ting taps	
6	C_d	[0.7e-4 , 0]	nF	[TX RX]		SAVE_FIGURES	0	logical		ICN & FOM_ILD parameter	rs						
7	L_s	[0.1,0]	nH	[TX RX]		Port Order	[1 2 3 4]		f_v	0.469	*Fb		for TP4>	[1.2e-4 0]	nF	[TX RX]	
8	C_b	[0.23e-4 0]	nF	[TX RX]		RUNTAG	VSR_TP1a_eval_		f_f	0.469	Hz f_r specified in first column	n		[0.12 0]	nH	[TX RX]	
9	z_p select	[1 2]		[test cases to run	]	COM_CONTRIBUTION	0	logical	f_n	0.469	GHz			[0.3e-4 0]	nF	[TX RX]	
10	z_p (TX)	[15 31; 1.8 1.8]	mm	[test cases]		Local Search	2		f_2	79.5	GHz			[123]		[test cases to run]	
11	z_p (NEXT)	[0 0; 0 0]	mm	[test cases]			Operational		A_ft	0.450	V			[278]	mm	[test cases]	
12	z_p (FEXT)	[15 31; 1.8 1.8]	mm	[test cases]		VEC Pass threshold	12	db	A_nt	0.450	V			[000]	mm	[test cases]	
13	z_p (RX)	[0 0; 0 0]	mm	[test cases]		EH_min	10	mV						[278]	mm	[test cases]	
14	C_p	[0 0]	nF	[TX RX]		ERL Pass threshold	10	dB						[000]	mm	[test cases]	
15	R_0	50	Ohm			Min_VEO_Test	8	mV						[0 0.87e-4]	nF	[TX RX]	
16	R_d	[50, 50]	Ohm	[TX RX]		DER_0	1.00E-04		Histogram_Window_Weight		ectangle, gaussian,dual_rayle	igh,triangle					
17	A_v	0.415	V			T_r	3.25E-03	ns	QL	2.5							
18	A_fe	0.415	V			FORCE_TR	1	logical									
19	A_ne	0.45	V			PMD_type	C2M										
20	L	4				BREAD_CRUMBS	0	logical									
21	м	32	Samp/UI			SAVE_CONFIG2MAT	1	logical									
	samples_for_C2M		Samp/UI			PLOT_CM	0	logical									
23	T_O	50	mUI				and ERL options										
24	AC_CM_RMS	0	V	[test cases]	0.0235 0.0256		1	logical									
25		filter and Eq				ERL	1	logical									
26	f_r	0.75	*fb			ERL_ONLY	0	logical		Table 92–12 parameters							
27	c(0)	0.65		min		TR_TDR	0.005	ns	Parameter	Setting							
28	c(-1)	[-0.2:0.02:0]		[min:step:max]		N	800			0.000567732 2.90358e-0							
29	c(-2)	[0:.02:0.1]		[min:step:max]		beta_x	0		board_tl_tau	0.0058	ns/mm						
30	c(-3)	[0]		[min:step:max]		rho_x	0.618		board_Z_c	100	Ohm						
31	c(1)	[-0.1:0.02:0]		[min:step:max]		fixture delay time	[00]	port1 port2 ]	z_bp (TX)	130	mm						
32	N_b	9	UI			TDR_W_TXPKG	1		z_bp (NEXT)	0	mm						
33	b_max(1)	0.85		As/dffe1		N_bx	0	UI	z_bp (FEXT)	0	mm						
34	b_max(2N_b)	0.15 0.15 0.1 0.1 0.1 0.1 0.1 0.1 0.1	]	As/dfe2N_b		Tukey_Window	1		z_bp (RX)	0	mm						
35	b_min(1)	0		As/dffe1			ceiver testing		C_0	0	nF						
36	b_min(2N_b)	0.1 -0.05 -0.05 -0.05 -0.05 -0.05		As/dfe2N_b		RX_CALIBRATION	0	logical	C_1	0	nF						
37	g_DC	[-13:1:-0]	dB	[min:step:max]		Sigma BBN step	5.00E-03	v	Include PCB	0	logical						
38	f_z	42.4	GHz				Voise, jitter										
39	f_p1	42.4	GHz			sigma_RJ	0.01	UI									
40	f_p2	106	GHz			A_DD	0.02	UI									
41	g_DC_HP	[-3.5:0.5:0]		[min:step:max]		eta_0	4.10E-09	V^2/GHz									
42	f_HP_PZ	2.65	GHz			SNR_TX	33	dB									
43						R_LM	0.95										
44						Impulse response tru	0.0001										



### Channel Contribution

- rabinovich\_3df\_with\_impairments\_01\_022422.zip
  - KEY\_C2M\_200G\_120G\_2p5HCB\_022422\_FEXT.s4p
  - KEY\_C2M\_200G\_120G\_2p5HCB\_022422\_NEXT.s4p
  - KEY\_C2M\_200G\_120G\_2p5HCB\_022422\_Thru.s4p
  - ✤ KEY C2M 200G 120G 4p0HCB 022422 FEXT.s4p
  - KEY\_C2M\_200G\_120G\_4p0HCB\_022422\_NEXT.s4p
  - KEY\_C2M\_200G\_120G\_4p0HCB\_022422\_Thru.s4p
  - C2M\_212G\_P802p3bj\_PAM4\_022422.xls

