Estimations of 800GE PCS and PMA Skew Limits

Mike Li Masashi Shimanouchi David Mendel Sreejith Sreenivasan Hsinho Wu

Intel

April 2023



Background and Introduction

- Discussion for new maximum skew values
 - <u>ran 3df 03 230130.pdf</u> studied the skew limits history, and proposed new values
 - <u>Nicholl's study</u> analyzed the worst case skew of modern FPGA, and proposed new values for PCS TX to SP1 and SP6 to PCS RX
- This presentation provides 800GE PCS and PMA Skew Limits based our FPGA die skew analysis, and studies of package and PCB trace based on the latest technologies



FPGA TX/RX Die Skew Analysis

- FIFO Fill and SerDes
 - Our worst case skew is in line with <u>Nicholl's study</u>.

	<u>Nicholl's study</u>	This Study
TX/RX FIFO	2.4 ns	2.4 ns
SerDes	2.4 ns	2.4 ns



Package Traces Mismatch

- Use 802.3ck COM package models
 - tau = 6.141e-3 ns/mm for 802.3ck
- Max TX package skew
 - (31-12)mm * tau = 0.116 ns
- Max RX package skew
 - (29-12)mm * tau = 0.104 ns
- Proposal
 - 0.2 ns




PCB Traces Mismatch (1/2)

- Current spec is based on 0.22 ns/inch propagation speed
 - This is carried over from 802.3ba time, and much slower than 802.3bj and 802.3ck PCBs
- PCB tau of 802.3bj and ck
 - 802.3bj (Table 92-12): tau = 6.191e-3 ns/mm
 - 802.3ck (Table 162-21): tau = 5.79e-3 ns/mm



PCB Traces Mismatch (2/2)




- Proposal
 - 4" trace skew: 0.6 ns (from 802.3ba' 0.88ns)
 - 2" trace skew: 0.3 ns (from 802.3bs's 0.44ns)

Note: Skew due to rise/fall time variation caused by parasitic C/L variation of 53GBd, 19ps/UI signals would be negligibly small compared with the skew due to PCB traces variation




TX Side Skews Estimation






RX Side Skews Estimation






Skew Estimation Summary





New Maximum Skew Spec Proposal





Skew Variation Proposal: Keep Unchanged

Skew points	Maximum Skew Variation (ns)	Maximum Skew Variation for 53.125 GBd PMD lane (UI) ^a	Notes ^b
SP1	0.2	N/A	See 173.4.3
SP2	0.4	≈ 21	See 173.4.3, 124.3.2, 162.6.2, 163.6.2, 167.3.2
SP3	0.6	≈ 32	See 173.4.3, 124.3.2, 162.6.2, 163.6.2, 167.3.2
SP4	3.4	≈ 181	See 173.4.3, 124.3.2, 162.6.2, 163.6.2, 167.3.2
SP5	3.6	≈ 191	See 173.4.3, 124.3.2, 162.6.2, 163.6.2, 167.3.2
SP6	3.8	N/A	See 173.4.3
At PCS receive	4	N/A	See 173.4.3

(8023df_D2.0) Table 169–6—Summary of Skew Variation constraints

^a The symbol ≈ indicates approximate equivalent of maximum Skew Variation in UI based on 1 UI equals 18.82353 ps at PMD lane signaling rate of 53.125 GBd. ^b Should there be a discrepancy between this table and the Skew requirements of the relevant sublayer clause, the

sublayer clause prevails.

