

100BASE-T1L Block Encoding and Remote Fault

Philip Curran Brian Murray Jacobo Riesco

Analog Devices, Inc., IEEE 802.3dg Task Force, May 2025

Introduction



- This presentation presents an update to the text for the draft for clause 199.3.4 PCS Transmit function for the block encoding
- At the IEEE plenary in March 2025 we presented a proposal on link fault signaling and the changes required to clause 22 to support this
 - See <u>Murray_3dg_01_03122025</u> Clause 22 MII Changes for 802.3dg Required by Sequence Ordered Sets
 - > Minimum change to clause 22 MII and use the Q code to signal Remote Fault across the link
 - > Supports the spirit of fault signaling without adding a lot of complexity
- Adopted motions
 - March 2025 Motion #2: Move that the IEEE P802.3dg Task Force adopt slides 10 to 13 of <u>Murray_3dg_02_03122025</u>
 - > Proposed text for the PCS block structure (block encoding)
 - March 2025 Motion #3: Move that the IEEE P802.3dg Task Force adopt slide 10 of <u>Murray_3dg_01_03122025</u>
 - Add Assert local fault / Assert remote fault to Clause 22 MII

Proposed Improvements



- At the IEEE plenary in March 2025 we also had a presentation on proposed improvements to the adopted proposals
 - See <u>Lo_3dg_01_0325</u> Remote Fault Handling
- Possible improvements
 - The linkup sequence proposed in March toggled between Idle and Fault, which is different from XGMII Local Fault → Idle → Remote Fault → Idle
 - It would be better to have a cleaner linkup sequence like the XGMII fault signaling, that just went from fault to idle

Local Fault → Remote Fault → Idle

- Is it possible to keep the /Q/ code reserved for possible future use
- There was a lot of positive discussion at the March meeting and a commitment to explore if it is possible to support these improvements
- ▶ This presentation proposes changes to achieve the desired improvements
 - And presents an update to the associated text and tables for the draft

Mapping MII Transfers to 8N/(8N + 1) Blocks



- Figure 190-5 is a diagram showing the mapping of the MII transfers to the 8N/(8N+1) blocks and 6T symbols
 - This is the exact same as draft 1.0



PCS Transmit bit ordering

Figure 190–5—

Encoding of data on the MII into an 8N/(8N+1) Block



- The encoding of data on the MII into an 8N/(8N+1) block is done as follows and is the exact same as draft 1.0
- Block encoding
 - Blocks consist of 8N + 1 bits
 - The first bit of a block is the control flag
 - Blocks are either data blocks or control blocks
 - The control flag is 0 for data blocks and 1 for control blocks
 - The remainder of the block contains the payload

► The encoding is a two-step process

- The first step converts two MII transfers at a time into a control symbol indication TS, and an octet, TOCT
- The second step packs a set of N values of TS and of TOCT into an 8N+1 bit block

▶ Transfers over the MII are delineated as alternating even and odd transfers

 The conversion of the even and odd transfers to the values TS and TOCT follows Table 190–2 using the categories defined in Table 190–1

MII Transfer Categories



- ▶ The MII transfer categories are defined in an update to Table 190-1
 - The category ARF is Assert remote fault
 - For each category there is a complementary category which includes all MII transfers that do not belong to that category
 - An MII transfer may belong to more than one category
 - For example, ARF belongs to the categories ARF and IDL

Category	TX_EN	TX_ER	TXD<3:0>	Description
DAT	1	0	-	Normal data transmission
ERR	1	1	-	Transmit error propagation
ARF	0	1	0100	Assert remote fault
IDL	0	-	-	Idle signaling

Table 190–1— MII transfer categories

Changes from draft 1.0

- There is a new Figure 190–12–PCS (8N)B/(8N + 1)B Transmit state diagram
- The new state diagram now handles NOT_RDY by encoding N /lx/ control symbols into every (8N+1)B block while loc_phy_ready is FALSE
- The NIF category is now redundant because it is handled as part of the IDL category
- The new state diagram now handles Assert LPI by sending the sleep signal, which is composed entirely of /LI/ control symbols



MII Transfer to TS and TOCT Mapping



тост

/Sp/

/Sp/

/Sp/

/Su/

/Su/

/E/

/Tp/

/Tu0/

/Tu1/

/Tu2/

/Tu3/

/Tu4/

/Tu5/

/Tu6/

/Tu7/

/Tu8/

/Tu9/

/TuA/

/TuB/

/TuC/

/TuD/

/TuE/

/TuF/

/E/

/E/

/E/

/R/

/I/

Data

Value /I/

/Tu0/

1

0

Next

dly enc

FALSE

TRUE

TRUE

FALSE

TRUE

FALSE

TRUE

FALSE

FALSE

FALSE

FALSE

FALSE

FALSE

FALSE

TS

Current

dly enc

TRUE

TRUE

FALSE

FALSE

FALSE

Table 190–2— MII transfer to TS and TOCT mapping

Odd

!ERR

ERR

DAT

ERR

DAT

IDL

!IDL

ERR

ARF

IDL

DAT

TOCT < 7:4 > = TXD

transfer

Previous

transfer

IDL

IDL

IDL

!IDL

IDL

IDI.

!IDL

IDL

IDL

!IDL

Otherwise

Even

DAT

DAT

ERR

IDL

IDL

DAT

IDL

DAT, TXD = 0x0

DAT, TXD = 0x1

DAT, TXD = 0x2

DAT, TXD = 0x3

DAT, TXD = 0x4

DAT, TXD = 0x5

DAT, TXD = 0x6

DAT, TXD = 0x7

DAT, TXD = 0x8

DAT, TXD = 0x9

DAT, TXD = 0xA

DAT, TXD = 0xB

DAT, TXD = 0xC

DAT, TXD = 0xD

DAT, TXD = 0xE

DAT. TXD = 0xF

TOCT < 3:0 > = TXD

ERR

IDL

ERR

DAT

ARF

IDL

DAT

transfer

- ► This is the exact same as draft 1.0, except for changes to the Table
- Evaluation from top to bottom
 - Evaluation of the even and odd transfers against the conditions listed in the table proceeds from top to bottom
 - The first condition that is satisfied has priority, and TS and TOCT are set in accordance with the corresponding row in the table
- TOCT values
 - The table shows the TOCT values for control symbols using symbolic representations for clarity
 - The associated numerical values is shown in Table 190–3
- Delayed encoding
 - dly_enc records a requirement to implement a delayed encoding
 - This condition arises when a pair of transfers require two control symbols to be encoded
 - The encoding of one of these control symbols is delayed
 - For example, the encoding of transmit error propagation is delayed if it is signaled during the first MII transfer of a frame
 - When transmit error propagation is signaled during the last transfer of the frame and this transfer is even, the frame is extended by one byte
 - This allows the decoder to observe both the transmit error propagation event and the mismatch in byte alignment
 - The Transmit Error Propagation symbol (/E/) is followed by the Terminate symbol /TuO/

MII Transfer to TS and TOCT Mapping



Table 199–2— MII transfer to TS and TOCT mapping

Even transfer	Odd transfer	Current dly_enc	TS	тост	Next dly_enc
NOT_RDY	-	-	1	/Ix/	FALSE
	NOT_RDY		1	/Ix/	FALSE
DAT after IDL	!ERR	-	1	/Sp/	FALSE
DAT after IDL	ERR	-	1	/Sp/	TRUE
ERR after IDL	-	-	1	/Sp/	TRUE
IDL	DAT	-	1	/Su/	FALSE
IDL	ERR	-	1	/Su/	TRUE
DAT after !IDL	DAT	TRUE	1	/E/	FALSE
IDL after !IDL	-	-	1	/Tp/	FALSE
DAT and TXD = 0x0	IDL	-	1	/Tu0/	FALSE
DAT and TXD = 0x1	IDL	-	1	/Tu1/	FALSE
DAT and TXD = $0x2$	IDL	-	1	/Tu2/	FALSE
DAT and TXD = 0x3	IDL	-	1	/Tu3/	FALSE
DAT and TXD = 0x4	IDL	-	1	/Tu4/	FALSE
DAT and TXD = 0x5	IDL	-	1	/Tu5/	FALSE
DAT and TXD = 0x6	IDL	-	1	/Tu6/	FALSE
DAT and TXD = $0x7$	IDL	-	1	/Tu7/	FALSE
DAT and TXD = 0x8	IDL	-	1	/Tu8/	FALSE
DAT and TXD = $0x9$	IDL	-	1	/Tu9/	FALSE
DAT and TXD = 0xA	IDL	-	1	/TuA/	FALSE
DAT and TXD = $0xB$	IDL	-	1	/TuB/	FALSE
DAT and TXD = 0xC	IDL	-	1	/TuC/	FALSE
DAT and TXD = $0xD$	IDL	-	1	/TuD/	FALSE
DAT and TXD = 0xE	IDL	-	1	/TuE/	FALSE
DAT and TXD = 0xF	IDL	-	1	/TuF/	FALSE
ERR after !IDL	IDL	-	1	/E/	TRUE
IDL after IDL	IDL	TRUE	1	/Tu0/	FALSE
ERR after !IDL	!IDL	-	1	/E/	FALSE
DAT after !IDL	ERR	-	1	/E/	FALSE
ALPI after IDL	ALPI	FALSE	1	/L/	FALSE
ARF after IDL	ARF	FALSE	1	/Q/	FALSE
NIF after IDL	IDL	FALSE	1	/1/	FALSE
IDL after IDL	NIF	FALSE	1	/I/	FALSE
DAT after !IDL TOCT<3:0> = TXD	DAT TOCT<7:4> = TXD	FALSE	0	Data Value	FALSE
Otherwise		_	1	/1/	FALSE

Changes from draft 1.0

- We have now split the Even transfer column into two
 - E.g. instead of **DAT after IDL**
 - Have IDL in Previous transfer
 - > and DAT in Even transfer
- Remove NOT_RDY
 - As this is not a category of an MII transfer
- Remove ALPI and remove NIF
 - ALPI and NIF are handled as IDL

Previous transfer	Even transfer	Odd transfer	Current dly_enc	TS	тост	Next dly_enc
IDL	DAT	!ERR	-	1	/Sp/	FALSE
IDL	DAT	ERR	-	1	/Sp/	TRUE
IDL	ERR	-	-	1	/Sp/	TRUE
-	IDL	DAT	-	1	/Su/	FALSE
-	IDL	ERR	-	1	/Su/	TRUE
!IDL	DAT	DAT	TRUE	1	/E/	FALSE
!IDL	IDL	-	-	1	/Tp/	FALSE
!IDL	DAT, TXD = $0x0$	IDL	-	1	/Tu0/	FALSE
!IDL	DAT, TXD = 0x1	IDL	-	1	/Tu1/	FALSE
!IDL	DAT, TXD = 0x2	IDL	-	1	/Tu2/	FALSE
!IDL	DAT, TXD = 0x3	IDL	-	1	/Tu3/	FALSE
!IDL	DAT, TXD = 0x4	IDL	-	1	/Tu4/	FALSE
!IDL	DAT, TXD = 0x5	IDL	-	1	/Tu5/	FALSE
!IDL	DAT, TXD = 0x6	IDL	-	1	/Tu6/	FALSE
!IDL	DAT, TXD = $0x7$	IDL	-	1	/Tu7/	FALSI
!IDL	DAT, TXD = 0x8	IDL	-	1	/Tu8/	FALSE
!IDL	DAT, TXD = 0x9	IDL	-	1	/Tu9/	FALSI
!IDL	DAT, TXD = 0xA	IDL	-	1	/TuA/	FALSE
!IDL	DAT, TXD = 0xB	IDL	-	1	/TuB/	FALSI
!IDL	DAT, TXD = 0xC	IDL	-	1	/TuC/	FALSE
!IDL	DAT, TXD = 0xD	IDL	-	1	/TuD/	FALSE
!IDL	DAT, TXD = 0xE	IDL	-	1	/TuE/	FALSE
!IDL	DAT, TXD = 0xF	IDL	-	1	/TuF/	FALSE
!IDL	ERR	IDL	-	1	/E/	TRUE
IDL	IDL	IDL	TRUE	1	/Tu0/	FALSE
!IDL	ERR	!IDL	-	1	/E/	FALSE
!IDL	DAT	ERR	_	1	/E/	FALSE
IDL	ARF	ARF	FALSE	1	/R/	FALSE
IDL	IDL	IDL	FALSE	1	/I/	FALSE
!IDL	DAT TOCT<3:0> = TXD	DAT TOCT<7:4> = TXD	FALSE	0	Data Value	FALSE
Otherwise				1	/I/	FALSE

Table 190–2— MII transfer to TS and TOCT mapping

TOCT Symbol to TOCT Value Mapping



▶ Table 190-3 is the mapping of the symbolic representation to the numerical value of TOCT

Changes from draft 1.0

- /lx/ and /E/ share code 0x10
 - /lx/ can never be transmitted before tx_mode is SEND_N
 - /E/ can never be transmitted after tx_mode is SEND_N
- /R/ is a new code for Assert remote fault and uses 0x0C
 - Previously used by /lx/
- /lx/ is now defined as Assert PHY not ready
- Assert LPI is uses the symbol /LI/ to be consistent with previous clauses, which use /L/ for local fault
- /Q/ is now longer used, keeping code 0x00 reserved

Tabl	e 190–3— TOCT symbol to TOCT value mapp	bing	
TOCT Symbol	Definition	TOCT Value	
/Ix/	Assert PHY not ready	0x10	-
/E/	Transmit Error Propagation		
/I/	Normal Inter-Frame	0x08	
/Su/	Start of packet on odd nibble	0x18	
/Tp/	End of packet after odd nibble	0x04	
/LI/	Assert LPI	0x14	-
/R/	Assert Remote Fault	0x0C	-
/Sp/	Start of packet on even nibble	0x1C	
/Tu0/	End of packet after even nibble, last data nibble = $0x0$	0x01	
/Tu8/	End of packet after even nibble, last data nibble = $0x8$	0x11	
/Tu4/	End of packet after even nibble, last data nibble = $0x4$	0x09	
/TuC/	End of packet after even nibble, last data nibble = $0xC$	0x19	
/Tu2/	End of packet after even nibble, last data nibble = $0x2$	0x05	
/TuA/	End of packet after even nibble, last data nibble = $0xA$	0x15	
/Tu6/	End of packet after even nibble, last data nibble = $0x6$	0x0D	
/TuE/	End of packet after even nibble, last data nibble = $0xE$	0x1D	
/Tu1/	End of packet after even nibble, last data nibble = $0x1$	0x03	
/Tu9/	End of packet after even nibble, last data nibble = $0x9$	0x13	
/Tu5/	End of packet after even nibble, last data nibble = $0x5$	0x0B	
/TuD/	End of packet after even nibble, last data nibble = $0xD$	0x1B	
/Tu3/	End of packet after even nibble, last data nibble = $0x3$	0x07	
/TuB/	End of packet after even nibble, last data nibble = $0xB$	0x17	
/Tu7/	End of packet after even nibble, last data nibble = $0x7$	0x0F	
/TuF/	End of packet after even nibble, last data nibble = $0xF$	0x1F	

Table 199–3— TOCT symbol to TOCT value mapping

	TOCT Symbol	Definition	TOCT Value
	-/Q/	Assert remote fault	0x00
	/E/	Transmit Error Propagation	0x10
\mathbf{N}	/I/	Normal Inter-Frame, <u>loc_phy_ready = OK</u>	0x08
	/Su/	Start of packet on odd nibble	0x18
	/Tp/	End of packet after odd nibble	0x04
	/L/	Assert LPI	0x14
	/Ix/	Normal Inter Frame, loc_phy_ready = NOT_OK	-0x0C
	/Sp/	Start of packet on even nibble	0x1C
	/Tu0/	End of packet after even nibble, last data nibble = $0x0$	0x01
	/Tu8/	End of packet after even nibble, last data nibble = $0x8$	0x11
	/Tu4/	End of packet after even nibble, last data nibble = $0x4$	0x09
	/TuC/	End of packet after even nibble, last data nibble = $0xC$	0x19
	/Tu2/	End of packet after even nibble, last data nibble = $0x^2$	0x05
	/TuA/	End of packet after even nibble, last data nibble = $0xA$	0x15
	/Tu6/	End of packet after even nibble, last data nibble = $0x6$	0x0D
	/TuE/	End of packet after even nibble, last data nibble = $0xE$	0x1D
	/Tu1/	End of packet after even nibble, last data nibble = $0x1$	0x03
	/Tu9/	End of packet after even nibble, last data nibble = $0x9$	0x13
	/Tu5/	End of packet after even nibble, last data nibble = $0x5$	0x0B
	/TuD/	End of packet after even nibble, last data nibble = $0xD$	0x1B
	/Tu3/	End of packet after even nibble, last data nibble = $0x3$	0x07
	/TuB/	End of packet after even nibble, last data nibble = $0xB$	0x17
	/Tu7/	End of packet after even nibble, last data nibble = $0x7$	0x0F
	/TuF/	End of packet after even nibble, last data nibble = $0xF$	0x1F

Python Code for 8N/(8N+1) Block Encoding



▶ Python code

- The 8N/(8N+1) encoder should produce the same result as the following code
- This is the exact same as draft 1.0

```
# Definition of variables:
# Inputs:
# N
           Integer set to 2 when RS-FEC is disabled, or 8, when
           RS-FEC is enabled.
# TS
           List-like object of length N. TS[i] is 1 if TOCT[i] is
          a control symbol and is 0 otherwise.
# TOCT
          List-like object containing N integers, each in the
           range 0 - 255.
# Output:
# tx coded List containing 8N+1 integers, each having value 0 or 1.
for i in range(N):
 if i > 0:
   TS prev = TS[i-1]
  else:
   TS prev = 1
  TOR = int(1 in TS[i:])
 if i < N-1:
   TOR next = int(1 in TS[i+1:])
  else:
   TOR next = 0
  if TS prev and TOR:
    TPTR = i + TS[i:].index(1)
 if TS[i]:
   if (TOCT[i] & 0x01):
     TCTL = (TOCT[i] \& 0x1F)
   else:
     TCTL = (TOCT[i] \& 0x1C) | (TOR next << 1)
  if TOR:
    tx octet = 0
   if TS prev:
     tx octet |= TPTR
    else:
      tx octet |= ((TOCT[i-1] >> 5) & 0x07)
   if TS[i]:
     tx octet |= (TCTL << 3)
   else:
     tx octet |= ((TOCT[i] & 0x1F) << 3)
  else:
    tx octet = TOCT[i]
 if i == 0:
   tx coded = [TOR]
  for bit indx in range(8):
   tx coded.append((tx octet >> bit indx) & Ob1)
```

Note on Synchronization - Summary of the Changes



- We now have synchronization whether the RS supports remote fault signaling or not
 - And will seamlessly go from PHY not ready to remote fault to idle

Local Fault \rightarrow Remote Fault \rightarrow Idle

Proposed Text for the Draft



- The following slides include the proposed changes to the text of draft 1.0 required for the draft
 - A number of sections, tables and state diagrams are completely new and are shown inside a blue outline text box
 with a 'New Text' or 'New Figure' or 'New Table' pointer
 - Some sections have existing text that has been completely rewritten, in these cases the new text (inside
) is shown side by side with the original text inside a red outline text box
 - Original text boxes have a header IEEE P802.3dg™/D1.0, 29th April 2025
 - Original text included for reference that is being kept, is shown inside a brown outline text box
- Note that there are additional Tables and Figures
 - The same numbering is used for existing tables and figures as used in draft 1.0 so that reference to existing draft 1.0 tables and figures is easier
 - New proposed figures have been given numbers 5p5, 13A, 13B and 13C, so that figures 14 and above have the same figure numbers as draft 1.0
 - The tables and figures will be renumbered in the update to the draft
 - Reference to table or figures whose number will change in the draft are show in red

Proposed Text for the Draft – PMA service interface



► Text changes for section 190.2.2.11 PMA_REMPHYIDLE.request

> Add or /R/ at the end of the last paragraph in 190.2.2.11.1 Semantics of the primitive



This primitive is generated by the PCS Receive function to indicate whether a sequence of symbols representing idle mode is detected.

New Text

190.2.2.11.1 Semantics of the primitive

PMA REMPHYIDLE.request(rem phy idle)

The rem phy idle parameter can take on one of two values: TRUE or FALSE.

A sequence of symbols representing idle mode is detected. TRUE

A sequence of symbols representing idle mode is not detected. FALSE

The rem_phy_idle parameter is set to FALSE when the pcs_rx_mode parameter is TRAIN. A sequence of symbols representing idle mode is detected if 256 consecutive control symbols are received, each of which is either /I/, /Ix/ or /R/.

IEEE P802.3dg™/D0.3, 5th	n March 2025		
199.2.2.11 PMA_REMPHYIDLE.re	equest		24
			25
This primitive is generated by the	PCS Receive func	tion to indicate whether a sequence of symbols	26
representing idle mode is detected.			27
			28
199.2.2.11.1 Semantics of the pr	imitive		29
			30
PMA_REMPHYIDLE.re	equest(rem_phy_idl	e)	31
			32
The rem_phy_idle parameter can take	on one of two valu	es: TRUE or FALSE.	33
			34
TRUE A	sequence of symbo	ls representing idle mode is detected.	35
FALSE A	sequence of symbo	ls representing idle mode is not detected.	36
			37
The rem_phy_idle parameter is set to	FALSE when the	ocs_rx_mode parameter is TRAIN. A sequence of	38
symbols representing idle mode is det	tected if 256 consec	utive control octets are received, each of which is	39
either /I/ or /Ix/ as specified in 199.3.3	.4.		40

Note, the above change to add /R/ is already in draft 1.0

Proposed Text for the Draft – PMA service interface



► Text changes for section 190.2.2.13 PMA_REMPHYREADY.request

> Add or /R/ at the end of the last paragraph in 190.2.2.13.1 Semantics of the primitive



190.2.2.13 PMA_REMPHYREADY.request

This primitive is generated by the PCS Receive function to indicate whether a sequence of symbols representing idle mode with PHY ready encoding is detected.

190.2.2.13.1 Semantics of the primitive

PMA_REMPHYREADY.request(rem_phy_ready)

The rem_phy_ready parameter can take on one of two values: TRUE or FALSE.

TRUE A sequence of symbols representing idle mode with PHY ready encoding is detected.

FALSE A sequence of symbols representing idle mode with PHY ready encoding is not detected.

The rem_phy_ready parameter is set to FALSE when the pcs_rx_mode parameter is TRAIN. A sequence of symbols representing idle mode with PHV ready encoding is detected if 4 consecutive control characters are received, each of which is either /I/ or /R/.

IEEE P802.3dg™/D0.3, 5th March 2025	
199.2.2.13 PMA_REMPHYREADY.request	40
	41
This primitive is generated by the PCS Receive function to indicate whether a sequence of symbols	42
representing idle mode with PHY ready encoding is detected.	43
	44
199.2.2.13.1 Semantics of the primitive	45
	46
PMA_REMPHYREADY.request(rem_phy_ready)	47
	48
The rem_phy_ready parameter can take on one of two values: TRUE or FALSE.	49
	50
TRUE A sequence of symbols representing idle mode with PHY ready encoding	51
is detected.	52
FALSE A sequence of symbols representing idle mode with PHY ready encoding	53
is not detected.	54
The rem_phy_ready parameter is set to FALSE when the pcs_rx_mode parameter is TRAIN. A sequence of	1
symbols representing idle mode with PHY ready encoding is detected if 4 consecutive control characters are	2
received, each of which is /I/.	3

Note, the above change is already in draft 1.0



9

10 11

Delete section 190.3.2 PCS Data Transmission Enable

> Delete section 190.3.2 on page 57, lines 1 to 11

IEEE P802.3dg™/D1.0, 29th April 2025

190.3.2 PCS Data Transmission Enable



The PCS Data Transmission Enable function shall conform to the PCS data transmission enabling state diagram in Figure 190–4. When tx_mode is equal to SEND_N, the signals tx_enable and tx_error are equal to the values of the MII signals TX_EN and TX_ER respectively; otherwise, tx_enable and tx_error are set to the value FALSE.

Editor's Note (to be removed prior to Working Group Ballot):

Figure 199-3 needs to be updated.



► Text changes for section 190.3.3.1 Use of blocks

Rename section to 190.3.3.1 Use of (8N + 1)B blocks and PCS frames

➢ Replace text on page 58, lines 14 to 21



190.3.3.1 Use of (8N + 1)B blocks and PCS frames

The PCS Transmit function maps MII signals into (8N + 1)B blocks inserted into a PCS frame, optionally using an RS-FEC coding scheme. The PCS Transmit function generates (8N + 1)B blocks and PCS frames as provided by the rules in 190.3.3.4, 190.3.3.6 and optionally 190.3.3.7. When RS-FEC is disabled, N is 2 and the PCS frame consists of 256 bits. When RS-FEC is enabled, N is 8 and the PCS frame consists of 1,024 bits. Each octet in the PCS frame is encoded as a code-group consisting of 6 PAM3 symbols.

The formatted training frame described in 190.3.5.2 allows establishment of PCS frame and (8N + 1)B boundaries by the PCS Synchronization process. Each nibble in the PMA training frame is encoded as a codegroup consisting of 6 PAM2 symbols.

A PCS partial frame is comprised of 32 code-groups where each code-group consists of 6 transmit symbols. The PCS partial frame period corresponds to 192 transmit symbol periods independently of whether RS-FEC is enabled and independently of whether PAM2 or PAM3 symbols are transmitted. The relationship between the PCS partial frame, the PCS frame when RS-FEC is disabled, the PCS frame when RS-FEC is enabled, and the formatted training frame is shown in Figure 190–8. In LPI transmit mode, PCS partial frame boundaries delimit sleep, quiet, refresh, alert, and wake cycles.

(8N + 1)B blocks and PCS frames are unobservable and have no meaning outside the PCS.

IEEE P802.3dg[™]/D1.0, 29th April 2025

190.3.3.1 Use of blocks

The PCS maps MII signals into (8N)B/(8N + 1)B blocks inserted into a PCS frame, optionally using an RS-FEC coding scheme. The PAM2 PMA training frame synchronization allows establishment of PCS frame and (8N + 1)B boundaries by the PCS Synchronization process. Blocks and frames are unobservable and have no meaning outside the PCS. During the LPI mode, PCS partial frame boundaries delimit sleep, wake, refresh, and quiet cycles. The PCS Transmit function generates blocks and frames as provided by the rules in 190.3.3.4, 190.3.3.6, and optionally 190.3.3.7. 14 15

16

17

18

19

20

21



► Text changes for section 190.3.3.4 Block structure

Rename section to 190.3.3.4 Block encoding

Rename section

190.3.3.4 Block encoding

Blocks consist of 8N + 1 bits. The first bit of a block is the control flag. Blocks are either data blocks or

> Delete text on page 60, lines 33 to 34



 IEEE P802.3dg™/D1.0, 29th April 2025

 The category ALPI is only used when EEE is enabled for the link. Otherwise Assert LPI signaling is treated as normal inter-frame signaling.

34 35

33

➢ Update Table 190-1—MII transfer categories

New Table	
New ladie	
	\neg

	Tal	ole 190–1–	- MII transfe	r categories
Category	TX_EN	TX_ER	TXD<3:0>	Description
DAT	1	0	-	Normal data transmission
ERR	1	1	-	Transmit error propagation
ARF	0	1	0100	Assert remote fault
IDL	0	_	-	Idle signaling

IEEE P802.3dg[™]/D1.0, 29th April 2025

Table 190–1—MII transfer categories				
Category	tx_enable	tx_error	TXD<3:0>	Description
	loc_	phy_ready = FA	LSE	
NOT_RDY	_	_	_	PHY not ready for MII transfer
	loc_phy_ready = TRUE			
DAT	1	0	_	Normal data transmission
ERR	1	1	_	Transmit error propagation
NIF	0	0	_	Normal inter-frame
ALPI	0	1	0001	Assert LPI
ARF	0	1	0100	Assert remote fault
IDL	0	—	_	



Table 190-2- MII transfer to TS and TOCT mapping

► Text changes for section 190.3.3.4 Block encoding

> Replace text on page 61, lines 1 to 2



▶ New table, Table 190-2— MII transfer to TS and TOCT mapping



Previous transfer	Even transfer	Odd transfer	Current dly_enc	TS	тост	Next dly_enc
IDL	DAT	!ERR	-	1	/Sp/	FALSE
IDL	DAT	ERR	-	1	/Sp/	TRUE
IDL	ERR	-	_	1	/Sp/	TRUE
-	IDL	DAT	-	1	/Su/	FALSE
-	IDL	ERR	-	1	/Su/	TRUE
!IDL	DAT	DAT	TRUE	1	/E/	FALSE
!IDL	IDL	-	-	1	/Tp/	FALSE
!IDL	DAT, TXD = $0x0$	IDL	-	1	/Tu0/	FALSE
!IDL	DAT, TXD = $0x1$	IDL	-	1	/Tu1/	FALSE
!IDL	DAT, TXD = $0x2$	IDL	-	1	/Tu2/	FALSE
!IDL	DAT, TXD = $0x3$	IDL	-	1	/Tu3/	FALSE
!IDL	DAT, TXD = $0x4$	IDL	-	1	/Tu4/	FALSE
!IDL	DAT, TXD = $0x5$	IDL	_	1	/Tu5/	FALSE
!IDL	DAT, TXD = 0x6	IDL	-	1	/Tu6/	FALSE
!IDL	DAT, TXD = $0x7$	IDL	-	1	/Tu7/	FALSE
!IDL	DAT, TXD = $0x8$	IDL	_	1	/Tu8/	FALSE
!IDL	DAT, TXD = $0x9$	IDL	-	1	/Tu9/	FALSE
!IDL	DAT, TXD = $0xA$	IDL	-	1	/TuA/	FALSE
!IDL	DAT, TXD = $0xB$	IDL	-	1	/TuB/	FALSE
!IDL	DAT, TXD = 0xC	IDL	-	1	/TuC/	FALSE
!IDL	DAT, TXD = 0xD	IDL	-	1	/TuD/	FALSE
!IDL	DAT, TXD = $0xE$	IDL	-	1	/TuE/	FALSE
!IDL	DAT, TXD = $0xF$	IDL	-	1	/TuF/	FALSE
!IDL	ERR	IDL	-	1	/E/	TRUE
IDL	IDL	IDL	TRUE	1	/Tu0/	FALSE
!IDL	ERR	!IDL	_	1	/E/	FALSE
!IDL	DAT	ERR	-	1	/E/	FALSE
IDL	ARF	ARF	FALSE	1	/R/	FALSE
IDL	IDL	IDL	FALSE	1	/I/	FALSE
!IDL	DAT TOCT<3:0> = TXD	DAT TOCT<7:4> = TXD	FALSE	0	Data Value	FALSE
Otherwise				1	/I/	FALSE



Text changes for section 190.3.3.4 Block encoding

> New table, Table 190-3− TOCT symbol to TOCT value mapping

TOCT Symbol	Definition	TOCT Value	
/Ix/	Assert PHY not ready	0x10	
/E/	Transmit Error Propagation		
/I/	Normal Inter-Frame	0x08	1
/Su/	Start of packet on odd nibble	0x18	
/Tp/	End of packet after odd nibble	0x04	
/LI/	Assert LPI	0x14	<
/R/	Assert Remote Fault	0x0C	
/Sp/	Start of packet on even nibble	0x1C	
/Tu0/	End of packet after even nibble, last data nibble = $0x0$	0x01	
/Tu8/	End of packet after even nibble, last data nibble = $0x8$	0x11	
/Tu4/	End of packet after even nibble, last data nibble = $0x4$	0x09	
/TuC/	End of packet after even nibble, last data nibble = $0xC$	0x19	
/Tu2/	End of packet after even nibble, last data nibble = $0x2$	0x0 5	
/TuA/	End of packet after even nibble, last data nibble = $0xA$	0x15	
/Tu6/	End of packet after even nibble, last data nibble = $0x6$	0x0D	1
/TuE/	End of packet after even nibble, last data nibble = $0xE$	0x1D	1
/Tu1/	End of packet after even nibble, last data nibble = $0x1$	0x03	
/Tu9/	End of packet after even nibble, last data nibble = $0x9$	0x13	
/Tu5/	End of packet after even nibble, last data nibble = $0x5$	0x0B	1
/TuD/	End of packet after even nibble, last data nibble = $0xD$	0x1B	1
/Tu3/	End of packet after even nibble, last data nibble = $0x3$	0x07	1
/TuB/	End of packet after even nibble, last data nibble = $0xB$	0x17	1
/Tu7/	End of packet after even nibble, last data nibble = $0x7$	0x0F	1
/TuF/	End of packet after even nibble, last data nibble = $0xF$	0x1F	1

Table 190-3— TOCT symbol to TOCT value mapping

New Table



11

12

13

► Text changes for section 190.3.3.5 Control codes

> Delete paragraph on page 65, lines 14 to 18

IEEE P802.3dg[™]/*D1.0, 29th April 2025*

190.3.3.5 Control codes

A subset of control characters defined at the MII is supported by the 100BASE-T1L PCS. Supported control characters at the MII are conveyed as control codes in the (8N)B/(8N+1)B block. For some control characters at the MII one of two different control codes is conveyed depending on whether more control codes follow in the (8N)B/(8N+1)B block. For other control characters only one control code is used since the presence of more control codes in the (8N)B/(8N+1)B block may be inferred.



 When TX_EN is not asserted and no supported control code is present at the MII, the 100BASE-T1L PCS
 14

 conveys a Normal Inter-Frame symbol code in the (8N)B/(8N+1)B block. When the loc_phy_ready
 15

 parameter is TRUE, the symbol conveyed is /I/ and, when the loc_phy_ready parameter is FALSE, the
 16

 symbol conveyed is /Ix/.
 17



Text changes for section 190.3.3.4 Block encoding

Add new sections 190.3.3.5.1 Assert PHY not ready and 190.3.3.5.2 Normal Inter-Frame after section 190.3.3.5 Control codes

IEEE P802.3dg[™]/*D1.0, 29th April 2025*

190.3.3.5 Control codes	6
	7
A subset of control characters defined at the MII is supported by the 100BASE-T1L PCS. Supported control	8
characters at the MII are conveyed as control codes in the (8N)B/(8N+1)B block. For some control	9
characters at the MII one of two different control codes is conveyed depending on whether more control	10
codes follow in the (8N)B/(8N+1)B block. For other control characters only one control code is used since	11

190.3.3.5.1 Assert PHY not ready

During link establishment the local PHY signals to the remote PHY to communicate that it is not ready to enter the normal operational mode. The 100BASE-T1L PCS repeatedly conveys the Assert PHY not ready symbol code (/Ix/) in the (8N)B/(8N+1)B block.

190.3.3.5.2 Normal Inter-Frame

When TX_EN is not asserted and no supported control code is present at the MII, the 100BASE-T1L PCS conveys a Normal Inter-Frame symbol code (/I/) in the (8N)B/(8N+1)B block.

New Sections



Text changes for section 190.3.3.4 Block encoding

> Add new sentence to end of 190.3.3.5.1 Assert LPI and increment paragraph numbering

	IEEE P802.3dg™/D1.0, 29th April 2025	
	190.3.3.5.1 Assert LPI	19
		20
	When EEE is enabled for the link, the LPI client may request operation in the LPI transmit mode by setting	21
	TX EN to 0, and TX ER to 1, and TXD<3:0> to 0001. The 100BASE-T1L PCS conveys an Assert LPI	22
	symbol $(/L/)$ in the (8N)B/(8N+1)B block.	23
		24
N		
Inc to 190.3.3.5.3	190.3.3.5.3 Assert LPI	
V	When EEE is enabled for the link, the LPI client may request operation in the LPI transmit mode by setting TX_EN to 0, and TX_ER to 1, and TXD<3:0> to 0001. The 100BASE-T1L PCS repeatedly conveys the	
	Assert LPI symbol (/LI/) in the (8N)B/(8N+1)B block to indicate to the link partner that it is transitioning to	

New Text the LPI transmit mode.



- Text changes for section 190.3.3.4 Block encoding
 - Add new section 190.3.3.5.4 Assert remote fault after section 190.3.3.5.3 Assert LPI

IEEE P802.3dg™/D1.0, 29th April 2025

190.3.3.5.3 Assert LPI

When EEE is enabled for the link, the LPI client may request operation in the LPI transmit mode by setting TX_EN to 0, and TX_ER to 1, and TXD<3:0> to 0001. The 100BASE-T1L PCS repeatedly conveys the Assert LPI symbol (/LI/) in the (8N)B/(8N+1)B block to indicate to the link partner that it is transitioning to the LPI transmit mode.

New Section

190.3.3.5.4 Assert remote fault

During link establishment the local RS may wish to send a remote fault indication to the remote RS to communicate that it is not ready to receive data. In this case the RS may signal Assert remote fault by setting TX_EN to 0, TX_ER to 1, and TXD<3:0> to 0100. The 100BASE-T1L PCS conveys a remote fault symbol code (/R/) in the (8N)B/(8N+1)B block.



19

20 21

22

23

24

25

26 27

28

29

30

31

32 33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

18

Reorder section 190.3.3.5.2 Transmit Error Propagation to be after section 190.3.3.5.1 Assert LPI and before section 190.3.3.5.3 Start



190.3.3.5.4 Assert remote fault

During link establishment the local RS may wish to send a remote fault indication to the remote RS to communicate that it is not ready to receive data. In this case the RS may signal Assert remote fault by setting TX_EN to 0, TX_ER to 1, and TXD<3:0> to 0100. The 100BASE-T1L PCS conveys a remote fault symbol code (/R/) in the (8N)B/(8N+1)B block.

190.3.3.5.5 Start

When TX_EN switches from 0 to 1, the 100BASE-T1L PCS conveys a Start symbol code in the (8N)B/(8N+1)B block. When the first nibble after TX_EN switches is an even nibble, the symbol conveyed is /Sp/ and, when it is an odd nibble, the symbol conveyed is /Su/.

190.3.3.5.6 Terminate

When TX_EN switches from 1 to 0, the 100BASE-T1L PCS conveys a Terminate symbol code in the (8N)B/(8N+1)B block. When the first nibble after TX_EN switches is an even nibble, the symbol conveyed is /Tp/ and, when it is an odd nibble, the symbol conveyed is one of the symbols /Tu0/ to /TuF/, depending on the value presented at TXD<3:0> during the corresponding even nibble.

190.3.3.5.7 Transmit Error Propagation

During the process of transmitting a frame, the RS may require that the PHY deliberately corrupt the contents of the frame in such a manner that a receiver will detect the corruption with the highest degree of probability. In this case the RS may request Transmit Error Propagation by setting TX_EN to 1 and TX_ER to 1. The 100BASE-T1L PCS conveys a Transmit Error Propagation symbol (/E/) in the (8N)B/(8N+1)B block.

190.3.3.6 Transmit process

The transmit process generates blocks based upon the TXD<3:0>, TX_EN, and TX_ER signals received

IEEE P802.3dg™/D1.0, 29th April 2025

190.3.3.5.1 Assert LPI

When EEE is enabled for the link, the LPI client may request operation in the LPI transmit mode by setting TX_EN to 0, and TX_ER to 1, and TXD<3:0> to 0001. The 100BASE-T1L PCS conveys an Assert LPI symbol (/L/) in the (8N)B/(8N+1)B block.

190.3.3.5.2 Transmit Error Propagation

During the process of transmitting a frame, the RS may require that the PHY deliberately corrupt the contents of the frame in such a manner that a receiver will detect the corruption with the highest degree of probability. In this case the RS may request Transmit Error Propagation by setting TX_EN to 1 and TX_ER to 1. The 100BASE-T1L PCS conveys a Transmit Error Propagation symbol (/E/) in the (8N)B/(8N+1)B block.

190.3.3.5.3 Start

When TX_EN switches from 0 to 1, the 100BASE-T1L PCS conveys a Start symbol code in the (8N)B/(8N+1)B block. When the first nibble after TX_EN switches is an even nibble, the symbol conveyed is /Sp/ and, when it is an odd nibble, the symbol conveyed is /Su/.

190.3.3.5.4 Terminate

When TX_EN switches from 1 to 0, the 100BASE-T1L PCS conveys a Terminate symbol code in the (8N)B/(8N+1)B block. When the first nibble after TX_EN switches is an even nibble, the symbol conveyed is /Tp/ and, when it is an odd nibble, the symbol conveyed is one of the symbols /Tu0/ to /TuF/, depending on the value presented at TXD<3:0> during the corresponding even nibble.

190.3.3.6 Transmit process

The transmit process generates blocks based upon the TVD<3.05 TV EN and TV ED signals received

Conclusions



- This presentation presents an update to the text and tables for clause 190.3.3.4 Block structure for the draft
 - Adds desired improvements discussed at the previous meeting
 - Ensures we have a clean fault handling sequence of PHY not ready to remote fault to idle
 - Keep the /Q/ code (0x00) reserved for possible future use

Questions?