224 Gbps-PAM4 Chip-to-Module Link Simulation and Analysis with a High-Loss 92 Ohm Impedance Channel

Mike Li, Hsinho Wu, Masashi Shimanouchi, Jenny Jiang, Kunia Aihara, Zhiguo Qian, Ram Muthukaruppan, Ilia Radashkevich, Itamar Levin, Ariel Cohen, Ajay Balankutty, Jihwan Kim (Intel) Ali Hammoodi, Sam Kocsis, Michael Rowlands (Amphenol)

January 2023



Background and Introduction

- Update to Q4'22 presentation "224 Gbps-PAM4 Chip-to-Module Link Simulation and Analysis with a High-Loss Channel" (oif2022.499.01), with
 - Updated chip-to-module analysis and the latest channel design with 92-ohm characteristics impedance
- Progress history
 - Update to Q3'22 presentation "224 Gbps Chip-to-Module Link Simulation and Analysis Update 2" (oif2022.355.00), with an updated chip-to-module channel which is based on a real/practical high-density/radix switch device and board design



C2M Channel Characteristics

• See "A 224 Gbps-PAM4 High-Loss Chip-to-Module Channel with 92 Ohm Impedance and Its Characteristics" (oif2023.032.00)



Preliminary 224Gbps PAM4 COM Analysis for C2M Channel TP1a Test

- Based on 802.3ck chip-to-module COM with the following changes
 - TP1a COM Test Configuration:
 - Proposed CEI-224G-VSR-PAM4 reference TX
 - RLM = 0.95, SNR_{TX}=33dB, BUJ = 0.02UI_{pk}, RJ = 0.01UI_{RMS}
 - 20%-80% Rise/Fall Time (*T_r*): ~2.85ps (*i.e.* 0.31875x UI)
 - TX FIR: 4-pre, 1-post
 - TX Die: No change (see oif2022.065.02)
 - TX Package:
 - » $Z_p = 33$ mm, $Z_{p2} = 2.1$ mm (to support high-density switch)
 - » $\Gamma_0 a_{2}$, and C_p also updated (see COM table)
 - TP1a Reference Receiver (Scope)
 - Based on scaled 802.3ck CR/C2M reference RX with DFE (8 fixed, 6 groups of 3 consecutive floating taps up to 80 UI), and Input Referred Noise = 5x10⁻⁹ V²/GHz
 - Measurement Window: +/-50mUI
 - DER: 10⁻⁶, 10⁻⁵, and 10⁻⁴



Preliminary 224Gbps PAM4 COM Analysis (cont.) for C2M Channel TP1a Test

• Preliminary COM analysis results

	85-ohm Channels*					92-ohm Channels					
	Channel	EH	VEC	СОМ		Channel	EH	VEC	СОМ		
DER =10 ⁻⁶	CH11a(8")	5.09 mV	14.13 dB	1.90 dB		CH13(8")	4.94 mV	14.13 dB	1.90 dB		
	CH12a(10")	3.23 mV	15.37 dB	1.62 dB		CH14(10")	2.97 mV	15.76 dB	1.55 dB		
	Channel	EH	VEC	СОМ		Channel	EH	VEC	СОМ		
DER	CH11a(8")	7.36 mV	10.93 dB	2.90 dB		CH13(8")	7.15 mV	10.92 dB	2.91 dB		
	CH12a(10")	4.94 mV	11.67 dB	2.63 dB		CH14(10")	4.63 mV	11.92 dB	2.54 dB		
	Channel	EH	VEC	СОМ		Channel	EH	VEC	СОМ		
DER	CH11a(8")	9.90 mV	8.36 dB	4.18 dB		CH13(8")	9.60 mV	8.36 dB	4.18 dB		
	CH12a(10")	6.85 mV	8.83 dB	3.90 dB		CH14(10")	6.48 mV	9.00 dB	3.81 dB		

Note: *: COM analysis results were with updated 85-ohm channels and COM parameters shown in slide 6.



Proposed COM Configuration

Table 93A-1			
parameters	0		
Parameter	Setting	Units	Information
f_b	112	GBd	
f_min	0.05	GHz	
Delta_f	0.01	GHz	
C_d	[0.4e-4 0.9e-4 1.1e-4 ;0 0 0]	nF	[TX RX]
L_s	[.13.15.14;000]	nH	[TX RX]
C_b	[0.3e-4, 0e-4]	nF	[TX RX]
z_p select	[2]		[test cases to run]
z_p (TX)	[15 33; 2.1 2.1]	mm	[test cases]
z_p (NEXT)	[00;00]	mm	[test cases]
z_p (FEXT)	[15 33; 2.1 2.1]	mm	[test cases]
z_p (RX)	[00;00]	mm	[test cases]
C_p	[0.6e-4 0e-4]	nF	[TX RX]
R_0	50	Ohm	
R_d	[50 50]	Ohm	[TX RX]
A_v	0.413	v	vp/vf=.694
A_fe	0.413	v	vp/vf=.694
A_ne	0.608	v	
L	4		
М	32	Samp/UI	
samples_for_C2M	100	Samp/UI	
T_0	50	mUI	
AC_CM_RMS	0	V	[test cases]
filter and Eq			
f_r	0.5	*fb	
c(0)	0.5		min
c(-1)	[-0.4:0.02:0]		[min:step:max]
c(-2)	[0:0.02:0.16]		[min:step:max]
c(-3)	[-0.1:0.02: 0]		[min:step:max]
c(-4)	[0]		
c(1)	[-0.1:0.02:0]	1	[min:step:max]
N_b	8	UI	
b_max(1)	0.85		As/dffe1
b_max(2N_b)	[0.3 0.2*ones(1,6)]		As/dfe2N_b
b_min(1)	0.3		As/dffe1
b_min(2N_b)	[-0.3 -0.2*ones(1,6)]		As/dfe2N_b
g_DC	[-20:1:-0]	dB	[min:step:max]
f_z	25.16	GHz	
f_p1	40	GHz	
f_p2	56	GHz	
g_DC_HP	[-6:1:-0]		[min:step:max]
f_HP_PZ	1.4	GHz	
G_Qual	0	dB	ranges
G2_Qual		dB	ranges
GDC_Min	0	dB	0 disables check.

•					
I/O control			Table 93A–3 parameters		
DIAGNOSTICS	1	logical	Parameter	Setting	Units
DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0.0005 0.00089 0.0002]	
CSV_REPORT	1	logical	package_tl_tau	0.006141	ns/mm
RESULT_DIR	.\results\100GEL_C2 M_host_{date}\		package_Z_c	[87.5 87.5 ; 92.5 92.5]	Ohm
SAVE_FIGURES	0	logical	ICN & FOM_ILD parameters		
Port Order	[1324]		f_v	0.742	*Fb
RUNTAG	C2M_eval_		f_f	0.742	GHz f_r specified in first column
COM_CONTRIBUTION	0	logical	f_n	0.742	GHz
Local Search	2		f_2	40	GHz
Operational			A_ft	0.600	v
VEC Pass threshold	12	db	A_nt	0.600	v
EH_min	8	mV			
ERL Pass threshold	7.3	dB	Histogram_Window_Weight	Gaussian	gaussian. triangle, rectangle
Min_VEO_Test	5	mV	sigma_r	0.02	sigma in UI fo or gaus Wind
DER_0	1.00E-06				•
T_r	0.002845982	ns	Table 92–12 parameters		
FORCE_TR	1	5	Parameter	Setting	
PMD_type	C2M		board_tl_gamma0_a1_a2	[0 3.8206e-04 9.5909e-05]	
BREAD_CRUMBS	0	logical	board_tl_tau	0.00579	ns/mm
SAVE_CONFIG2MAT	1	logical	board_Z_c	100	Ohm
PLOT_CM	0	logical	z_bp (TX)	407	mm
TDR and ERL options			z_bp (NEXT)	407	mm
TDR	1	logical	z_bp (FEXT)	407	mm
ERL	0	logical	z_bp (RX)	407	mm
ERL_ONLY	0	logical	C_0	0	nF
TR_TDR	0.01	ns	C_1	0	nF
N	800		Include PCB	0	logical
beta_x	0				•
rho_x	0.618				
fixture delay time	[0 0.2e-9]	[port1 port2]	different for each test fixture		
TDR_W_TXPKG	1				
N_bx	20	UI			
Tukey_Window	1		upodated for D3.1		
Receiver testing					
RX CALIBRATION	0	logical			
Sigma BBN step	5.00E-03	V			
Noise, jitter					
sigma RJ	0.01	UI			
A_DD	0.02	UI			
eta 0	5.00E-09	V^2/GHz			
SNR TX	33	dB			
R_LM	0.95				
_					

Floating Tap Control		
N_bg	6	0 1 2 or 3 groups
N_bf	3	taps per group
N_f	80	UI span for floating taps
bmaxg	0.2	max DFE value for floating taps

Notes:

- C_d and L_s parameter inputs were corrected to match COM v3.7 (and later) format.
- COM v3.70 was used in this study.



Preliminary 224Gbps PAM4 COM Analysis (CH11a, 85Ω) TP1a





- DFE Taps = 8 + 6x3
- EH = 5.09 mV
- VEC = 14.13dB
- DER = 1e-6
- COM = 1.90dB





Preliminary 224Gbps PAM4 COM Analysis (CH12a, 85Ω) TP1a





- DFE Taps = 8 + 6x3
- EH = 3.23 mV
- VEC = 15.37 dB
- DER = 1e-6
- COM = 1.62dB





Preliminary 224Gbps PAM4 COM Analysis (CH13, 92Ω) TP1a





- DFE Taps = 8 + 6x3
- EH = 4.94 mV
- VEC = 14.13dB
- DER = 1e-6
- COM = 1.90dB





Preliminary 224Gbps PAM4 COM Analysis (CH14, 92Ω) TP1a



- DFE Taps = 8 + 6x3
- EH = 2.97 mV
- VEC = 15.76 dB
- DER = 1e-6
- COM = 1.55dB





10

15

20

GHz

25

30

35

40

-3

0

5

224Gbps PAM4 C2M TP1a Simulation (CH11a)



Simulation Configuration

- Test Pattern: QPRBS13-CEI
- Transmitter: Proposed CEI-224G-VSR-PAM4 reference TX, die, and package
 - RLM = 0.95, $SNR_{Tx} = 33dB$, $BUJ = 0.02UI_{nk}$, $RJ = 0.01UI_{RMS}$
 - 20%-80% Rise/Fall Time (T r): ~2.85ps (i.e. 0.31875x UI)
 - TX Package:
 - Zp = 33mm, Zp2 = 2.1mm (to support high-density switch)
 FO a2, and Cp also updated (see COM table)
- TP1a Reference Receiver (Scope)
 - Based on scaled 802.3ck CR/C2M reference RX with DFE (8 fixed and 6 groups of 3 consecutive floating taps up to 80 UI), and Input Referred Noise = $5 \times 10^{-9} \text{ V}^2/\text{GHz}^*$
- Channel: C2M channel with 2 FEXTs and 1 NEXT
- $DER = 10^{-6}$

Notes: *: RX optimizes signal-to-noise-and-distortion ratio for CDR and EQ.



TP1a RX output EH = 1.77mV, EW = 0.07UI VEC = 13.71dB @ DER=1e-6



224Gbps PAM4 C2M TP1a Simulation (CH12a)



Simulation Configuration

- Test Pattern: QPRBS13-CEI
- Transmitter: Proposed CEI-224G-VSR-PAM4 reference TX, die, and package
 - RLM = 0.95, $SNR_{Tx} = 33$ dB, $BUJ = 0.02UI_{nk}$, $RJ = 0.01UI_{RMS}$
 - 20%-80% Rise/Fall Time (T r): ~2.85ps (i.e. 0.31875x UI)
 - TX Package:
 - Zp = 33mm, Zp2 = 2.1mm (to support high-density switch) FO a2, and Cp also updated (see COM table)
- TP1a Reference Receiver (Scope)
 - Based on scaled 802.3ck CR/C2M reference RX with DFE (8 fixed and 6 groups of 3 consecutive floating taps up to 80 UI), and Input Referred Noise = $5 \times 10^{-9} \text{ V}^2/\text{GHz}^*$
- Channel: C2M channel with 2 FEXTs and 1 NEXT
- $DER = 10^{-6}$

Notes: *: RX optimizes signal-to-noise-and-distortion ratio for CDR and EQ.



TP1a RX output EH = 0.98mV, EW = 0.04UI VEC = 14.98dB @ DER=1e-6



224Gbps PAM4 C2M TP1a Simulation (CH13)



Simulation Configuration

- Test Pattern: QPRBS13-CEI
- Transmitter: Proposed CEI-224G-VSR-PAM4 reference TX, die, and package
 - RLM = 0.95, $SNR_{Tx} = 33$ dB, $BUJ = 0.02UI_{nk}$, $RJ = 0.01UI_{RMS}$
 - 20%-80% Rise/Fall Time (T r): ~2.85ps (i.e. 0.31875x UI)
 - TX Package:
 - Zp = 33mm, Zp2 = 2.1mm (to support high-density switch) FO a2, and Cp also updated (see COM table)
- TP1a Reference Receiver (Scope)
 - Based on scaled 802.3ck CR/C2M reference RX with DFE (8 fixed and 6 groups of 3 consecutive floating taps up to 80 UI), and Input Referred Noise = $5 \times 10^{-9} \text{ V}^2/\text{GHz}^*$
- Channel: C2M channel with 2 FEXTs and 1 NEXT
- $DER = 10^{-6}$

Notes: *: RX optimizes signal-to-noise-and-distortion ratio for CDR and EQ.



TP1a RX output EH = 1.61mV, EW = 0.06UI VEC = 13.53dB @ DER=1e-6



224Gbps PAM4 C2M TP1a Simulation (CH14)



Simulation Configuration

- Test Pattern: QPRBS13-CEI
- Transmitter: Proposed CEI-224G-VSR-PAM4 reference TX, die, and package
 - RLM = 0.95, $SNR_{Tx} = 33$ dB, $BUJ = 0.02UI_{nk}$, $RJ = 0.01UI_{RMS}$
 - 20%-80% Rise/Fall Time (T r): ~2.85ps (i.e. 0.31875x UI)
 - TX Package:
 - Zp = 33mm, Zp2 = 2.1mm (to support high-density switch) FO a2, and Cp also updated (see COM table)
- TP1a Reference Receiver (Scope)
 - Based on scaled 802.3ck CR/C2M reference RX with DFE (8 fixed and 6 groups of 3 consecutive floating taps up to 80 UI), and Input Referred Noise = $5 \times 10^{-9} \text{ V}^2/\text{GHz}^*$
- Channel: C2M channel with 2 FEXTs and 1 NEXT
- $DER = 10^{-6}$

Notes: *: RX optimizes signal-to-noise-and-distortion ratio for CDR and EQ.



TP1a RX output EH = 1.20mV, EW = 0.06UI VEC = 14.37dB @ DER=1e-6



COM Analysis and Link Simulation Results Summary & Observations

85-ohm Channels*							92-ohm Channels					
DER	Channel	COM EH	COM VEC	Simulation Eye Opening Height	Simulation VEC	DER	Channel	COM EH	COM VEC	Simulation Eye Opening Height	Simulation VEC	
10 ⁻⁶	CH11a(8")	5.09 mV	14.13 dB	1.77 mV	13.71 dB	10-6	CH13(8")	4.94 mV	14.13 dB	1.61 mV	13.53 dB	
	CH12a(10")	3.23 mV	15.37 dB	0.98 mV	14.98 dB	10 -	CH14(10")	2.97 mV	15.76 dB	1.20 mV	14.37 dB	
10 ⁻⁵	CH11a(8")	7.36 mV	10.93 dB	2.76 mV	10.98 dB	10-5	CH13(8")	7.15 mV	10.92 dB	2.50 mV	10.98 dB	
	CH12a(10")	4.94 mV	11.67 dB	1.92 mV	12.23 dB	10 -	CH14(10")	4.63 mV	11.92 dB	1.99 mV	11.73 dB	
10 ⁻⁴	CH11a(8")	9.90 mV	8.36 dB	3.99 mV	8.43 dB	10-4	CH13(8")	9.60 mV	8.36 dB	3.63 mV	8.51 dB	
	CH12a(10")	6.85 mV	8.83 dB	3.01 mV	9.47 dB	10	CH14(10")	6.48 mV	9.00 dB	2.93 mV	9.14 dB	

- 92-ohm channels' results are worse slightly than 85-ohm channels likely due to more lossy 92-ohm channels
- Further optimizations on 92-ohm channels are underway

Correlations between COM and Link Simulations

- Link simulations and COM analysis shown to choose different EQ settings, which led to EH and VEC results differences, due to:
 - Optimization method
 - COM is SBR-based and mostly LTI while link simulations include nonlinear effects such as level mismatch, jitter amplifications, burst errors, ... etc.
 - COM assumes constant noise SNR across the link while noises are shaped by channel/device in link simulations.
- However, when comparing the COM values from COM analysis and link simulation results*, good correlations were observed.

Note: *: COM value can be derived from link simulation's VEC values through OIF CEI Eq. 23-20: $VEC = -20 \log_{10} \left(1 - 10^{\frac{-COM}{20}} \right)$



16

Summary and Next Steps

- 92 Ohm 224 Gbps-PAM4 C2M channel results-in slightly worse performance compared with a 85 ohm channel at TP1a
 - -0.26 mv/-0.37 mV EH delta at DER of 1e-6/1e-4 respectively (from COM)
 - 0.39 dB/0.17 dB VEC delta at DER of 1e-6/1e-4 respectively (from COM)
- Correlations between COM and time-domain simulations are conducted, and good correlations were found in VEC and COM values from both methods.
 - However, EH from COM is systematically better than that from the timedomain simulator.
- Future correlation DOEs using COM, time-domain simulator, and oscilloscope measurements could reveal optimal method and specification in estimating EH.

