## Considerations on Concatenated FEC Proposal for 200 Gbps per Lane IMDD Optical PMD

Masoud Barakatain, Kechao Huang, Qinhui Huang, Xiaoling Yang, Zengchao Yan, and Huixiao Ma

## Background

- In farhood_3dj_01a_230206, an updated $\operatorname{SFEC}(128,120)$ proposal with padding was proposed:
- $\operatorname{SFEC}(128,120)$ which acts on the XOR of LSB and MSB channels through a $(68,60)$ Hamming Code
- Convolutionally interleaved RS symbols passed to the inner code
- Architecture mainly based on 25G/lane PCS
- Introducing 384-bit ( $3 \times 128$ bits) padding
- Padding bits removed at Rx before processing/decoding
- Straw poll received good support, but some attendees need more information on this proposal:
- In ran_3df_01b_230130, symbol-pair multiplexing constraint was proposed for 200G/lane PMAs:
- Ensures all RS codewords see LSB and MSB channels equally, avoiding performance degradation
- Straw poll received strong support:


## This Proposal

- Provides detailed analysis of the synchronization process in presence of $\operatorname{SFEC}(128,120)$ with padding
- Presents high-level architecture that supports 200G, 400G, 800G, and future 1.6 T systems
- Details the performance/latency trade-offs involved in the choices we make for the architecture


## Summary of the Target System Details

- 800GBASE-DR4, 800GBASE-FR4, and 800GBASE-LR4 PHY is addressed
- Type 2 PHY/FEC: Outer FEC spans multiple AUIs and PMD link (like Type 1), additional inner FEC spans PMD link
- Reported BER assuming no burst errors in the PMD link
- Inner $\operatorname{SFEC}(128,120)$ acting on the XOR of LSB and MSB channels through a $(68,60)$ Hamming Code is considered
- Convolutional interleaving (with various latency figures) prior to inner FEC is considered


## Analysis on Frame Sync

- Some concerns have been raised about the reliability of the proposed padding. We consider the following:
- farhood_3dj_01a_230206 considers 48 bits Framing Sequence (FS)
- FS Lock will be performed before SFEC decoding, where the BER is $\sim 4.8 \mathrm{E}-3$
- Frame Sync process contains lock and unlock state, each has two sub-states as described below:
- Locked:
- Truly locked: frame aligned and the system knows it
- Falsely unlocked: frame aligned but systems does not know it
- Unlocked:
- Truly unlocked: frame not aligned and the system keeps searching
- Falsely locked: frame not aligned but the system believes it is locked
- Frame Sync mechanism should have the following characteristics:
- Fast true lock, which implies a short expected time to reach a truly locked state from the truly unlocked state
- Falsely locked and falsely unlocked states rarely happen. Equivalently, we want a long expected time to reach falsely locked and falsely unlocked states



## Recap on 400GE PCS alignment

- Each AM lock process looks for two valid alignment markers
- A valid alignment marker requires 9 or more half-byte nibbles that match ( 12 nibbles in total)
- Out of lock requires three uncorrectable code words or five alignment markers failures in a row


Figure 119-12—Alignment marker lock state diagram

## Analysis on Frame Sync

- The analysis based on following assumption:
- Reuse PCS AM sequence 0x9A4A2665B5D9, as also proposed in farhood_3dj_01a_230206
- Use 400G PCS AM approach (with various parameters obtained)
- 6 byte AM divided into 12 half-byte nibbles


From farhood 3dj 01a 230206

- When $m$ or more nibbles match, it is called a valid FS
- Each lock looks for $n$ valid FS
- Out of Lock is when $k$ invalid FS observed


## - Probability Calculation:

- Probability of falsely locked $\mathrm{P}_{\mathrm{fl}}$ : equals to $p_{f l}^{n}$, where $\left.p_{f l}=\sum_{\mathrm{i}=m}^{12}\binom{12}{i}\left(1-p_{0}\right)^{i} * p_{0}^{12-i}\right)$, with $p_{0}=15 / 16$ corresponding to a mismatched nibble.
- Probability of falsely unlocked $P_{f u}$ : equals to $p_{f u}^{k}$, where $p_{f u}=\sum_{\mathrm{i}=0}^{m-1}\binom{12}{i} * p_{1}^{12-i} *\left(1-p_{1}\right)^{i}$, with $p_{1}=1-(1-\mathrm{BER})^{4}$, where $\mathrm{BER}=4.8 \mathrm{e}-3$ is assumed in the tables below.
- Mean time to truly locked state is roughly estimated by ( $\mathrm{n}-0.5$ ) $\times$ group delay, where group delay corresponds to $\sim 1.8 \mu \mathrm{~s}$ ( 418176 bits)

|  |  |  | Mean time to false alignment (years) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| threshold m | $P_{\_} \mathrm{fl}$ | $\mathrm{n}=2$ | $\mathrm{n}=3$ | $\mathrm{n}=4$ |  |
| 12 | $3.55 \mathrm{E}-15$ | $1.16 \mathrm{E}+15$ | $3.26 \mathrm{E}+29$ | $9.17 \mathrm{E}+43$ |  |
| 11 | $6.43 \mathrm{E}-13$ | $3.57 \mathrm{E}+10$ | $5.59 \mathrm{E}+22$ | $8.74 \mathrm{E}+34$ |  |
| 10 | $5.34 \mathrm{E}-11$ | $5.25 \mathrm{E}+06$ | $9.95 \mathrm{E}+16$ | $1.89 \mathrm{E}+27$ |  |
| 9 | $2.69 \mathrm{E}-09$ | $2.10 \mathrm{E}+03$ | $7.96 \mathrm{E}+11$ | $3.02 \mathrm{E}+20$ |  |
| 8 | $9.17 \mathrm{E}-08$ | $1.84 \mathrm{E}+00$ | $2.07 \mathrm{E}+07$ | $2.33 \mathrm{E}+14$ |  |
| 7 | $2.23 \mathrm{E}-06$ | $3.20 \mathrm{E}-03$ | $1.50 \mathrm{E}+03$ | $7.01 \mathrm{E}+08$ |  |


|  | Mean time to false unlock (years) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| threshold m | P_fu | $\mathrm{k}=3$ | $\mathrm{k}=4$ | $\mathrm{k}=5$ | $\mathrm{k}=6$ |
| 6 | $6.58 \mathrm{E}-10$ | $2.05 \mathrm{E}+14$ | $3.12 \mathrm{E}+23$ | $4.74 \mathrm{E}+32$ | $7.21 \mathrm{E}+41$ |
| 7 | $4.02 \mathrm{E}-08$ | $9.03 \mathrm{E}+08$ | $2.25 \mathrm{E}+16$ | $5.60 \mathrm{E}+23$ | $1.39 \mathrm{E}+31$ |
| 8 | $1.78 \mathrm{E}-06$ | $1.03 \mathrm{E}+04$ | $5.79 \mathrm{E}+09$ | $3.25 \mathrm{E}+15$ | $1.82 \mathrm{E}+21$ |
| 9 | $5.78 \mathrm{E}-05$ | $3.02 \mathrm{E}-01$ | $5.23 \mathrm{E}+03$ | $9.05 \mathrm{E}+07$ | $1.57 \mathrm{E}+12$ |
| 10 | $1.34 \mathrm{E}-03$ | $2.43 \mathrm{E}-05$ | $1.82 \mathrm{E}-02$ | $1.36 \mathrm{E}+01$ | $1.01 \mathrm{E}+04$ |
| 11 | $2.11 \mathrm{E}-02$ | $6.20 \mathrm{E}-09$ | $2.94 \mathrm{E}-07$ | $1.39 \mathrm{E}-05$ | $6.58 \mathrm{E}-04$ |
| 12 | $2.06 \mathrm{E}-01$ | $6.66 \mathrm{E}-12$ | $3.23 \mathrm{E}-11$ | $1.57 \mathrm{E}-10$ | $7.60 \mathrm{E}-10$ |

Remark: highlighted with green represent greater than AOU.

## Concatenated FEC with 100G SFEC Lanes

- In huang_3df_01a_2211 an architecture was proposed with 100G SFEC lanes for 800G host with 100G or


## 200G per lane AUI

- 100G PCS lanes preferred for future 1.6T system architectures; see gustlin_3dj_01b_230206 baseline proposal, passed with unanimous consent at motion \#10 in motions_3dfdj_2301
- The proposal in farhood_3dj_01a_230206 is based on 25G SFEC lanes which may not be forward-compatible with the 1.6T baseline
- huang_3df_01a_2211 proposes 8 SFEC lanes each carrying 100G through the convolutional interleaver and $\operatorname{SFEC}(128,120)$
- Naturally supports breakout as data on each lambda is not commingled with data on other lambdas



## Concatenated FEC with 100G SFEC Lanes

- huang_3df_01a_2211 proposal supports bypassing the convolutional interleaver to achieve low latency
- Bypassing interleaver does not depend on the choice of the inner code
- However, a bypass architecture cannot interoperate other modules with convolutional interleaver



## Concatenated FEC with 100G SFEC Lanes

- Forward compatibility with future 1.6 TbE with $16 x 100 \mathrm{G} / \mathrm{PCS}$ lane baseline


It can easily be extended to 200G SFEC Lanes.

## SFEC and Interleaver Details for 100G SFEC Lanes

Detailed parameters of SFEC and the interleaver in the concatenated FEC solution with 100G SFEC lanes

| Ethernet Rate (GbE) |  | \# of SFEC Lanes | \# of Intlvr. Delay Lines | Intlvr. Storage Element (\# of bits) | Intlvr. Latency | $\begin{gathered} \text { Pre-FEC } \\ \text { BER } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Performance | 400 | 4 | 6 | 23*20 | $\sim 130$ ns (13,800 b) | $4.8 \mathrm{E}-3$ |
|  | $\begin{gathered} 800 \\ \text { (2-way } \\ \text { interleaved) } \end{gathered}$ | 8 | 6 | 23*20 | ~130 ns (13,800 b) |  |
|  | $800$ <br> (4-way interleaved) | 8 | 3 | 23*40 | ~52 ns (5,520 b) |  |
|  | 1600 (TBD) | 16 | 3 | 23*40 | ~52 ns (5,520 b) |  |
|  | 400 | 4 | 3 | 23*40 | $\sim 52 \mathrm{~ns}$ ( $5,520 \mathrm{~b}$ ) |  |
| Low Latency | $\begin{gathered} 800 \\ \text { (2-way } \\ \text { interleaved) } \end{gathered}$ | 8 | 3 | 23*40 | $\sim 52 \mathrm{~ns} \quad(5,520 \mathrm{~b})$ | 4E-3 |

## Conclusions

- $\operatorname{SFEC}(128,120)+$ padding is considered and detailed analysis on the synchronization process for the padded bits is provided
- Fast and true lock is desired for the alignment of the padding bits
- A similar approach to that of AM lock in 400G PCS is adopted
- A set of parameters is obtained guaranteeing true lock with very high probability, with expected time to failure $>$ AOU
- A high-level architecture is proposed for the optical module based on 100G SFEC lanes
- Supports 200G, 400G, 800G
- Forward-compatible with the 1.6 T baseline
- Supports bypassing the interleaver for ultra-low latency
- Supports breakout
- Parameters of choice are laid out for interleaver and SFEC in the concatenated solution with 100G SFEC lanes


## Thank you

