# A 224 Gbps-PAM4 Chip-to-Module Channel for "Universal Port" and Its Characteristics: Design B

Mike Li, Jenny Jiang, Yi Heng Khor, Hsinho Wu, Masashi Shimanouchi,
Ilia Radashkevich, Itamar Levin, Ariel Cohen (Intel)
Megha Shanbhag, Nathan Tracy (TE)

May 15, 2023

Background and Introduction (I)

- An important and common Chip-to-Module (C2M) Channel is the so-called "Universal Port" C2M, as shown in the following diagram

Host C2M

"Universal Port"

Host CR

- The loss of the C2M channel (TP0-TP1A) budge is determined/bounded by the bump-to-bump, ref PKG, and DAC loss budget, which are trending <=40 dB, ~6 dB, and ~16 dB for 224 Gbps-PAM4 signaling.

Background and Introduction (II)

- We leveraged our established/validated C2M channel design tool-flow-methodology (TFM) (e.g., oif2022.355.00, oif2022.498.00, oif2023.032.00) to create this C2M channel design B to support 224Gbps-PAM4 "Universal Port".

# C2M Channel Design B for "Universal Port"

Component	Insertion Loss TP0-TP1a (dB) @ 56GHz
	Design B
Host PCB via	0.85 dB
Host PCB Trace	3.75 inch (1.3 dB/inch)
Connector	2.31 dB
HCB	3.55 dB
Total	11.6 dB

C2M Channel Design B Characteristics (I)

- **IL: 11.63dB @ 56GHz**
- RL < ~10.4dB (<56GHz)
- FEXT < 41.7dB (<56GHz)
- NEXT < 41.3dB (<56GHz)

C2M Channel Design B Characteristics (II)

- ILD < +- 1 dB (<56GHz)

- ICR > 27.13 dB (<56GHz)

C2M Channel Design B Characteristics (III)

[S] parameter BW DC-80GHz

Summary

- We have created a C2M channel Design B supporting "Universal Port"

- This C2M channel includes PCB-Via, PCB, connector, and HCB

- This C2M channel has:
  - An IL (TP0-TP1A) of ~11.6 dB at 56 GHz
  - RL <~ 10.4dB at <= 56 GHz
  - FEXT < 41.7dB, NEXT < 41.3dB, at <= 56 GHz
  - PCB IL of 4.9 dB/reach of 3.75 inch (with 1.3 dB/inch) at 56 GHz