

200Gbps/Lane AUI C2C Considerations

Tobey P.-R. Li, Mau-Lin Wu

MediaTek

IEEE P802.3dj Task Force

May 2023

Supporter

- Ali Ghiasi Ghiasi Quantum/Marvell
- Richard Mellitz Samtec
- Rick Rabinovich Keysight Technologies

Outline

- AUI BER Status Recap
- **C2C** Technical Considerations
- **D** Example of COM Parameters
- Proposed Straw Poll

Introduction

- Current focus of AUI BER targets
 - Trade-off between AUI BER limit and PMD BER limit
 - Relationships among C2M BER realistic, C2M channel characteristics, and the C2M TX/RX complexity
- Requirement of compatible host BER budgets for both optic and DAC to support "universal switch port"
- This presentation will discuss the work and decisions needed to progress C2C interface type towards a baseline proposal

Straw Poll #1 and 2 -- directional

At this time, I prefer the 200 Gbps/lane AUI BER target option per brown_3dj_elec_01_230420 slide 18:

- a. Option A: C2M and C2C AUI BER 1E-5
- b. Option B: C2M and C2C AUI BER 2E-5
- c. Option C: C2M and C2C AUI BER 5E-5
- d. Option D: C2M and C2C AUI BER 1E-4
- e. Option E: C2M AUI BER 8E-5 and C2C AUI BER 2E-5

SP#1 Results (Chicago rules): A: 29 B: 19 C: 25 D: 8 E: 24

SP#2 Results (Choose one): A: 12 B: 4 C: 17 D: 0 E: 12 NMI: 11

https://www.ieee802.org/3/dj/public/adhoc/electrical/23_0420/straw_polls_3df _elec_adhoc_230420.pdf

Common C2C Applications

- Extend pluggable module range
 - Requirement of up to 10" electrical trace for 51.2T switch with ~90x90 package per recommendation <u>ghiasi_3df_01_2211</u>
- Support mezzanine card



Require either intermediate retimers or intra-box cabling



Retimer in the path for

- Optical ports: At least two AUIs (C2C+C2M) required
- Copper ports: At least one AUI C2C required

C2C BER Consideration: ASIC-CDR Interconnection

Source: gustlin 3dj 01 2303



- Trade-off between AUI BER limit and PMD BER limit have been illustrated in he_3df_01_2211 and ran_3dj_elec_01_230420
- MAC link latency in according to the choice of FEC architecture have been compared in <a href="https://www.sciencembergeric-baseline-compared-compare
- C2C AUI BER > 1E-5 should be supported by Type 2 or Type 3 PHY
 - AUI BER target (per segment) <= 2E-5 can only allow up to 1 AUI per Type 1 PHY → Retimerless!!</p>

C2C BER Consideration: ASIC-ASIC Interconnection

Type 1 PHY/BER



C2C AUI BER <= 2E-5 can be supported by Type 1 FEC

٠

- BER target <= 1E-5: Up to 2 AUI C2C per Type 1</p>
- BER target <= 2E-5: Up to 1 AUI C2C per Type 1
- Implement inner FEC at retimer may not be helpful
 - Increasing coding gain will accelerate data-rate requirement, especially for electrical interfaces

C2C AUI BER <= 1E-5 is recommended to support "universal port", otherwise FEC termination required

C2C Mezzanine Channel Topology

- C2C construction based on PCB and one Mezzanine connector taken from mellitz_3dj_04_2303 and mellitz_3dj_elec_01_230504
 - Electrical interconnect up to 400mm
 - TP0-TP5 loss ~20.x dB with a total length of 260mm
- 802.3ck: TP0-TP5 loss 20 dB with a total length of 250mm





C2C Loss Consideration

- TP0-TP5 IL range from 7.7 to 29 dB with 50-400mm reach shown in mellitz_3dj_elec_01_230504
- Package loss assumptions for 200G high radix applications
 - <u>benartsi_3df_01a_2211</u> uses best ABF conventional construction to lower package loss to 8+ dB
 - <u>ghiasi_3df_01_220927</u> suggests using wider traces to give us the path to 6 dB package loss
 - <u>li_3dj_02_2305</u> extracts a reference package model from the test package with ~6 dB loss
- C2C interface complexity will be somewhere between C2M and KR/CR
- C2C die-die loss and equalization complexity would probably like...



COM Simulation

- Test channels (25x): mellitz_3dj_elec_01_230504
- COM 4.0 used, COM spreadsheet in appendix

Parameter	802.3ck C2C	802.3ck KR	Exploratory of 802.3dj C2C		
DER_0	1E-5	1E-4	1E-5/2E-5/1E-4		
SNR_TX	33	33	33		
R_LM	0.95	0.95	0.95		
TxFIR Length	5 (3 pre)	5 (3 pre)	6 (4 pre)		
eta_0	2E-08	8.2E-09	8.2E-09		
N_b	6	12	24		
N_bg	0	3	6		
N_bf	-	3	3		
N_f	-	40	80		
MLSE	0	0	0, 1		

* Changes from 802.3ck C2C are marked in green

- This is NOT parameters proposal
 - Example parameters give > 3dB COM for direction finding





How to Proceed

- 802.3ck C2C direction recap
 - <u>ghiasi_3ck_01_0719</u> addressed C2C applications with 2 classes of BER, Loss, and equalizer complexity
 - Straw Poll #5 secured direction on the proposed C2C baseline without exceeding "end-end FEC" capability, see <u>lusted_3ck_02_0719</u>



Straw Poll #5: I would support the proposed C2C "no FEC termination" parameters in lusted_3ck_02_0719, slide 10 as an initial target for investigation Y: 43 , N: 0 , A: 5

I would support continuing to explore another C2C case (appx 26-28 dB IL and segmented FEC) in addition to the C2C "no FEC termination" from Straw Poll #5 Y: 6, N: 22, A: 12

https://www.ieee802.org/3/ck/public/19_07/minutes_3ck_0719.pdf

Proposed Straw Poll

- I would support a C2C baseline operating without FEC termination, as illustrated in lit_3dj_01a_2305, slide 7 as the initial target for investigation
- Y/N/A



Example COM Configuration for 200G/L C2C

Table 93A-1 parameters	1			I/O control			Table 93A-3 parameters	1	
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units
fb	106.25	GBd		DISPLAY_WINDOW	0	logical	package ti gamma0_a1_a2	[0 0.0008455 0.000340225]	
f_min	0.05	GHz		CSV_REPORT	0	logical	package_tl_tau	0.00644805	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\results \CAKR_[date]\	1 1 m 1 m	package_Z_c	[92 92 ; 70 70; 80 80; 100 100	Ohm
C_d	[0.4e-4 0.9e-4 1.1e-4 :0.4e-4 0.9e-4 1.1e-4]	nF	[TX:RX]	SAVE_FIGURES	0	logical			
Ls	[0.13 0.15 0.14; 0.13 0.15 0.14]	nH	[TX RX]	Port Order	[1324]		Parameter	Setting	
Cb	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	CAKB RCos eval		board t(gamma0 a1 a2	[0 6.44084e-4 3.6036e-05]	1,5 db/in @ 56G
z_p select	[1, 2]		[test cases to run]	COM CONTRIBUTION	0	logical	board_tl_tau	5.790E-03	ns/mm
z_p (TX)	[13 31; 1 1 ; 1 1 ; 0.5 0.5]	mm	[test cases]	Operational			board_Z_c	100	Ohm
z_p (NEXT)	[11 29; 1 1 ; 1 1 ; 0.5 0.5]	mm	[test cases]	ERL Pass threshold	9.7	dB	z_bp (TX)	125	mm
z p(FEXT)	[13 31; 1 1 ; 1 1 ; 0.5 0.5]	mm	[test cases]	COM Pass threshold	3	db	z_bp(NEXT)	0	mm
z p (RX)	[11 29; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	DER 0	1.00E-05		z bp (FEXT)	125	rom
PKG Tx FFE preset	0			Tr	3.75E-03	0.5	z bp (RX)	0	mm
Ср	[0.5e-4 0.5e-4]	nF	[TX RX]	FORCE TR	1	logical	CO	[0.2e-4 0]	nF
RO	50	Ohm		PMD type	C2C		C 1	[0.2e-4 0]	nF
R_d	[50 50]	Ohm	[TX RX]	EW	1		Include PCB	0	logical
Av	0.413	V	vp/vf=	TDR and ERL options		lógical			
A fe	0.413	V	vp/vf=	TDR	1	logical	The second secon		
A ne	0.45	V		ERL	1	logical	Seletions (rectangle, gaussian, dual rayleigh triangle		-
L	4			ERLONLY	0	ns	Histogram Window Weight	gaussian	selection
M	32			TR TDR	0.01		Or	0.02	UI III
filter and Eq.				N	2000	logical		1	
fr	0.75	*fb		TDR. Butterworth	1	Brent			
r(0)	0.54		min	beta x	0		ICN narameters	1	
r(-1)	-0.34(0.02(0)	-	Iministenimavi	rho x	0.618		fy	0.594	Eb
c(-2)	[0:02:0.12]	-	Iministep:maxl	TDR W TXPKG	0	01	ĒĒ	0.594	Eb
c(-3)	[-0.06:02:0]		[minstermax]	N by	12	2	fn	0.594	Eh
c(-d)	0		Iministenimax	fixture delay time	1001		f 2	79 688	GHz
c(1)	I-0 12:0 02:0 1]	-	Iministerimax	Tukey Window	1		A #	0.450	V
Nb	24	01	[minuscep.mink]	Noire itter		DT	Ant	0.450	V V
h max(t)	0.85	21	As /dfo1	cimp 01	0.01	01	A_0	0.450	
h max/2 N hl	[050302"oper(120)]	-	Ar/dfe7 hl h	A DD	0.01	VA2/GHz	Electing Tap Control	1	
h min(1)	[0/3 0/3 0/3 0/2 0/05(1,20/]	-	As /dBal	ata 0	8 20E-00	dR	N he	6	0.1.2 or 2 groups
h min(2 N h)	I0.2.0.05.0.05 * 0.05* opes(1.20)]	-	Ac/dfa2 N h		33	40	N bf	4	tops per group
a DC	[012 0103 0103 0103 0103 0103 (1,20/]	dB	[min-sten-may]	DIM	0.05		N È	80	Ill span for floating taps
5_00	125	GHz	[Ininestep.inax]	N_EQ1	0.75		hmax	0.2	may DEE value for floating tap
f nt	42.5	CHIZ		Enforce Courality	1	1	onax's	0.2	intax or p value for hoading cap
f n2	106.25	GHz		E-parameter magnitude extrapolation college	trend to DC	-	MILE		logical
a DC HP	100.23	GIL	[min-step-may]	p-parameter magnitude extrapolation policy	tienu_tv_tv		MUDE	-	regitati
E HD D7	1 328125	GHz	[unitrarebuildy]	Cilter ByEEF		1	Dereiver testing	1	
Buttenworth	1.020123	logical	include in fr	ffe are too len	0	111	DY CALIBRATION	0	Iomical
Paired Corine	1	logical	include in fr	ffe wort too leo	0	- M	Sigma BBN step	5.005-03	iogical
D/C Start	6 705+10	Ingical	stact fmg for PCor	fie has step size	U O	9	silius poly steb.	0.000-0.0	v
RC and	7.075.10	14	and from for PCot	ffo main surror min	07				
NU_BIN	7.7/E+10	nz.	counted for KCOS	He pro tast may	0.7				
				the port tool may	0.7				
				ne_post_tap1_max	0.7				
	-			re_tapn_max	0.7	-			
				tte backott	0				

Thank you Questions and Discussions