# FEC Inner Code Bypass Options for 200G/L IMDD Optics

Brian Welch (Cisco)

Zvi Rechtman (Nvidia)

Piers Dawe (Nvidia)

# Supporters

- Bill Simms (Nvidia)
- Vishnu Balan (Nvidia)
- Vasu Parthasarathy (Broadcom)
- John Calvin (Keysight)
- Rob Stone (Meta)
- Yan Zhuangyan (Huawei)
- Leon Bruckman (Huawei)
- Mark Gustlin (Cisco)
- Adee Ran (Cisco)

- Sridhar Ramesh (Maxlinear)
- Mike Li (Intel)
- Lenin Patra (Marvell)
- Jamal Riani (Marvell)
- Roberto Rodes (Coherent)<sup>+</sup>
- Vipul Bhatt (Coherent)<sup>+</sup>
- Ryan Yu (Sifotonics)
- Jamie Gaudette (Microsoft)
- Phil Sun (Credo)

+ Indicates support for DR reaches only

#### Overview

- In the March 802.3dj task force meeting, a motion was approved to adopt an inner code as part of the FEC approach for 200G/L IMDD optics
  - <u>https://www.ieee802.org/3/dj/public/23\_03/motions\_3dfdj\_2303.pdf</u> (page 19)
- This proposal even with bypassing the convolutional interleaver yields longer latency than desired for AI/ML applications.
- An alternate proposal is presented to enable inner-FEC bypass as an option for latency sensitive applications.

#### Motivations

- Inner-code FEC proposals with the 12-way convolutional interleaver add up to 280ns of latency per link/hop, with breakout applications (which tend to be shortest reach) the most impacted.
  - brown\_3dj\_optx\_01b\_230413.pdf
  - This is the equivalent of approximately 60m of single mode fiber.
  - Approximately 7% additional overhead for 1.2 decades of BER improvement
- Inner-code FEC has little gain to give up (to optimize latency), given the high overhead requirement
  - CI bypass options will degrade the coding gain, but still adds ~23 nsec latency
- Flexibility to bypass the Inner Code FEC will enable DC operators to run the 200G/L link with end-to-end KP FEC for Low Latency application.
  - Also, likely to reduce module/system power consumption
- CPO/NPO/Linear optics architectures may not have DSP as part of the optical transceiver, and as such may not have FEC inner-code available.
  - The possibility of relocating the inner code to the host may exist, however that would result in higher line rates over the AUI and likely degrade soft decision performance. Would also require customized host silicon.

#### Motivations

800G/1.6T/3.2T Volume Projections

							100.0%
			Over 95% of 2000	G/L volume			90.0%
			expected to come	e ≥ 2027	/		
						-	80.0%
							70.0%
			Optical compone	ents expected	d to		
			be better in 2027	/+			60.0%
							50.0%
				/			
	hla adaption har	o (innor codo)					40.0%
we should enac	ble adoption her	e (inner-code)	while also optil	mizing adopt	tion here (bypass)		20.0%
Less than 5% o	of 200G/L volume	2					30.0%
expected to come ≤ 2026				ted	ted	20.0%	
					ola	pola	
					trap	trap	10.0%
					Ex	EX	0.0%
2024	2025	2026	2027	2028	2029	2030	0.076
		IEEE P802.3dj 2	00 Gb/s, 400 Gb/s, 800 Gb/	s, and 1.6 Tb/s			_

# Technical Feasibility

- Numerous Contributions (from different contributors) have demonstrated technical feasibility of 200G links based on RS(544,514) FEC.
  - <u>https://www.ieee802.org/3/df/public/22\_10/22\_1005/simms\_3df\_01\_221005.pdf</u>
  - <u>https://www.ieee802.org/3/df/public/22\_10/22\_1011/welch\_3df\_01a\_221011.pdf</u>
  - <u>https://www.ieee802.org/3/dj/public/23 01/23 0206/li 3dj 01a 230206.pdf</u>
  - https://www.ieee802.org/3/dj/public/23\_03/parthasarathy\_3dj\_01\_2303.pdf
- FEC consensus presentation at last meeting proposed using RS(544,514) for all single wavelength PMD types:
  - <u>https://www.ieee802.org/3/dj/public/23\_03/patra\_3dj\_01b\_2303.pdf</u>

#### Option 1: Auto-Detect

- **Proposal**: Make the use of the inner code a transmitter optimization function, such that transmitters with better performance do not need to enable it.
  - (Minimally) Different optical specs for each mode of operation
- The receiver would need to accommodate both operating modes (with/without inner code), however many options exist to do so.
  - Rate detect: Clock recovery subsystem determines FEC mode based on what rate it locks to.
  - Data detect: Optical receiver looks for Hamming codewords and bypasses FEC if not present.
  - Receivers must support RS544 <u>and</u> RS544+Inner Code mode, with affiliated specs.

Option 1: Auto-Detect



Optical transmitter chooses inner-FEC mode (with host override function)

Optical receiver detects inner-FEC mode (with host override function)

## Option 2: Auto-Negotiation

- Leverage the BASE-R Negotiating concept to bypass the inner-FEC.
- Optimize host2host link performance including both AUI(s) and PMD errors.
- A path to negotiate additional capabilities (e.g. 12-way Convolutional Interleaver bypass/enable)
- There are several options for AN, this contribution focus on performing AN within PCSs
- Note 1: Margin determination for auto-negotiation can be determined at the host discretion (ie, if host has specific requirements due to link aging)
- Note 2: Forced host control via management interface also an option for networks where both sides of the link are under common management.



#### Precedent

- 802.3 has a long history of allowing performance dependent tradeoffs for optical transmitters:
  - Ex: OMA vs. TDECQ
- 802.3 also has precedent for allowing different FEC types for the same PMD spec:
  - Ex: 10GBASE-KR, 25GBASE-KR/CR

### Summary

- The use of an inner-code for 200G/L adds considerable latency to an optical link/network
- Inner-code bypass can be easily supported using existing Ethernet techniques (auto-detect and/or auto-negotiation)
  - The proposal is not to remove the inner-code, but to supplement with a bypass mode.
  - Technical feasibility has been demonstrated through prior task force contributions.
- Note: Inner code bypass option also likely to have meaningful power benefits.

# Thank You

#### **Technical Feasibility**

Welch\_3df\_01a\_221011 **BER V OMA** 1.00E+00  $10^{-1}$ Simms\_3df\_01\_221005 RS(544,514)+Hamming(128,120) Net/Effective Coding Gain of SD-FEC < 0.1 dB 1.00E-01 10-2 From patra 3df 01 220518 1.00E-02 10-3 4.85E-03 Margin > 4 Decades 1.00E-03 MSA FFE 225G Hanger 10<sup>-4</sup> BER 212.5G FFE+DFE 2.40E-04 Green = 106.25 GBD RETMLSE 1.00E-04 RS(544,514)/KP4 Yellow = 112.5 GBD 212.5G FFE+MLSE 10-5 Blue = 113.3 GBD Margin > 3 Decades Raberte 1.00E-05 Dashed = FFE+DFE RIN Reduction 10-6 Solid = FFE+MLSE 1.00E-06 10-7 -10 -8 -7 -6 -5 -4 -3 -2 -1 -9 0 1.00E-07 PD Input OMA [dBm] OMA (dBm) parthasarathy\_3dj\_01\_2303 -•- FFE 106.25G Li\_3dj\_01a\_230202 10-2 - 212.5G - 212.5G 10-2 10-2 225G 225G FFE 112.5G ----4.85e-3 A MLSE 112.5G Zoomed In 10-4 10-1.5 dBo 3 dBe 10-3 **BER** 10<sup>-6</sup> BER 2.4e-4 뛾 10-4 10<sup>-8</sup> 1.5 dBo 10-4 3.0 dBe 10-5 **Net Coding Gain** 10-10 -10.2dBm -9.5dBn **Including Losses to Higher Baud Rate** -8.1dBm -7.2dBm 10-6 10-12 -7 -6.5 -6 -5.5 -5 -4.5 -7 -6 -5 -4 -3 -2 -1 0 1 2 -14 -12 -10 -8 -6 -4 -2 OMA IEEE P802.3dj 200 Gb/s, 400 Gb/s, 800 Gb/s, and 1.6 Tb/s OMA (dBm) 13 **Ethernet Task Force** 



- Similar concept as in Clause 37
  - Define 64/66 ordered set which carries AN information.
  - Clause 73 Paged structure with the same handshake variables as in clause 73 (Ack, Next-Page etc.)
- Leverage existing PCSs (Clause 119, 172 and 1.6T PCS) and Clause 73 state machines.
  - Potential for short definition process.
- No implications to traditional Module's sub-layering (PMA/PMD)
- AN pages protected by KP4 FEC and leverages 64/66 encoding very reliable!
- Require MDIO register/interference primitive to bypass (or enable) inner-FEC