

Updates on Baseline Proposal for 200Gbps/Lane High-Loss AUIs

Tobey P.-R. Li, Mau-Lin Wu

MediaTek

IEEE P802.3dj Task Force

July 2023

Contributors & Supporters

- Contributors
 - Femi Akinwale, Intel
 - Howard Heck, Intel
 - Sam Kocsis, Amphenol
 - Mike Li, Intel
 - Kent Lusted, Intel
 - Nathan Tracy, TE Connectivity

- Supporters
 - Rick Rabinovich, Keysight
 - Kent Lusted, Intel
 - Dave Cassan, Alphawave

Outline

- **D** Background and Introduction
- BER Status Recap
- Loss Target Update
- **D** Reference Receiver Consideration
- **D** Summary & Proposal

Background and Introduction

- This presentation is the update to <u>lit_3dj_elec_01_230622</u> with
 - COM analysis using the revised and new channels
 - Trending direction of reference receiver
- This presentation will focus on the following topics of high-loss AUI baseline
 - BER budget partitioning
 - AUI loss target
 - Reference receiver architecture

BER Status Recap

- DER₀ value of 2.67e-5 was adopted for the higher-loss AUIs within a PHY
 - See motion #8, motions_3cwdfdj_2305
 - This is equivalent to random BER of 2e-5, or measured BER of 4e-5 with precoding ON
 - See <u>slide 5, ran_3dj_02_2305</u>

- ran_3dj_elec_02_230622 proposed the BER
 budget division between C2C and C2M
- <u>lit_3dj_elec_01_230622</u> has shown a ~0.34dB dCOM between DER₀ of 1.33e-5 and 2.67e-5

Motion #8 Move to: • adopt a DERO value of 2.67e-5 (equivalent to measured BER of 4e-5 with precoding ON) as the total allocation for higher-loss AUIs within a PHY (BER division between C2C and C2M as well as the measurement method to be determined later) M: Adee Ran S: Kishore Kota Technical (>=75%) Procedural (>50%) 802.3 voters only Results: Y: 75, N: 3, A: 20 passed 10:33 a.m.


Possible paths forward

- A. Have different C2M BER allocation based on whether C2C is used or not
 - Implies two sets of C2M specs for both hosts and modules
- B. Allocate the whole error budget to the C2M
 - If COM will be used, then DER₀=2.67e-5
 - C2C can still be used in an xGMII Extender with a large error budget
- C. Split the error budget evenly between C2M and C2C
 - If COM will be used for both, then DER₀=1.33e-5 for both
- D. Give C2M a larger share
 - A specific division: 90% for C2M and 10% for C2C
- E. Give C2C a larger share
 - Does not look interesting

Loss Target Updates

- C2M bump-to-bump loss have been updated in ۲ kareti 3dj 01 2307
 - Considering high radix system with PCB implementation
 - Worst case loss is a little over 36dB
 - 2/3 of channels have a loss less than 32dB
- C2C loss budget summarized in lit 3dj 01a 2305
 - mellitz 3dj elec 01 230504 contributed Mezzanine channels of TPO-TP5 loss ~20.xdB with a total length of 260mm
 - Total package loss at two sides ~12dB
 - 6-8dB package losses proposed in benartsi 3df 01a 2211, ghiasi 3df 01 220927, and li 3dj 02 2305
 - Bump-to-bump loss ~32dB

Source: stone_3ck_01a_0518 & ghiasi_3df_01_2211



17.1"


Reference Parameter Highlights

- COM 4.0 used, test channels and spreadsheet in appendix
- Exploratory of reference receiver for 802.3dj AUIs

Parameter	802.3ck C2M	802.3ck C2C	802.3ck CR	802.3ck KR	Multi-tap DFE	1-tap DFE + FFE	1-tap MLSE + FFE
DER_0	1E-5	1E-5	1E-4	1E-4	1.33E-5	1.33E-5	1.33E-5
SNR_TX	32.5	33	32.5	33	33	33	33
R_LM	0.95	0.95	0.95	0.95	0.95	0.95	0.95
TxFIR Length	4 (2 pre)	5 (3 pre)	5 (3 pre)	5 (3 pre)	6 (4 pre)	6 (4 pre)	6 (4 pre)
eta_0	4.10E-08	2E-08	9E-09	8.2E-09	8.2E-09	1.25E-08	1.25E-08
N_b	4	6	12	12	24	1	1
b_max(1)	0.4	0.65	0.85	0.85	0.75	0.75	0.75
ffe_pre_tap_len	-	-	-	-	0	4	4
ffe_post_tap_len	-	-	-	-	0	24	24
N_bg	0	0	3	3	6	6	6
N_bf	-	-	3	3	3	3	3
N_f	-	-	40	40	80	60	60
MLSE	-	-	-	-	0	0	1

Direction of Reference RX Architecture

- DER₀ of 2.67e-5 generally improves SNR ~0.34dB from DER₀ of 1.33e-5
- RX architecture with multi-tap DFE is challenging to support the proposed IL target, regardless of DER₀ value, due to
 - Reflections
 - Signal swing reduction in handling pre-cursor ISI
- MLSE will be required in the baseline equalizer if we
 - Adopt AUI loss budget as 36 dB
 - Allow highly reflective channels
- Suggest to define AUI C2C and C2M based on 32dB loss target with receiver architecture of "1-tap DFE + FFE"
 - More details on the RxFFE implementation need further study, as proposed by <u>mellitz_3dj_01_2307</u>




* DER₀= 1.33e-5

Residual ISI Distribution: DFE- vs FFE-based Receiver

• Medium loss AUIs will suffer from far-end reflections

→ Define proper channel spec or use longer EQ length

- High loss AUI will suffer from signal swing reduction and noise enhancement
- \rightarrow Use RxFFE to mitigate pre-cursor ISI



• Two receiver architectures are compared under the identical noise assumption and equalization length

Summary & Proposal

- Recommend a maximum die-to-die IL of 32dB for high-loss AUI C2C and C2M
- Recommend a reference RX architecture with "1-tap DFE + FFE" to support the proposed loss target for high-loss AUIs, regardless of DER₀ target
- Next step
 - Considering the necessity of low-loss AUI specification
 - More works required to complete RxFFE functionality in COM
 - Identify the key reference parameters based on a selected subset of representative channels
- Straw Poll requested to TF leadership on the
 - Die-die IL target for C2C and C2M
 - Direction of reference receiver architecture



Channel List

Application	Contribution					
	rabinovich_3df_01_2209					
	rabinovich_3df_02_2209					
	rabinovich_3dj_02_230116					
	rabinovich_3dj_03_230116					
601 A	Shanbhag_3dj_03_2305					
C2M	akinwale_3dj_02_2307					
	akinwale_3dj_03_2307					
	akinwale_3dj_04_2307					
	lim_3dj_01_230629					
	lim_3dj_02_230629					
C2C	mellitz_3dj_elec_01_230504					

Example COM Configuration for 200Gbps/L C2M

Table 93A-1 parameters				I/O control			Table 93A–3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units
f_b	106.25	GBd		DISPLAY_WINDOW	0	logical	package_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]	
f_min	0.05	GHz		CSV_REPORT	0	logical	padkage_tl_tau	0.00644805	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\results\CAKR_{date}		package_Z_c	[92 92 ; 70 70; 80 80; 100 100]	Ohm
C_d	[0.4e-4 0.9e-4 1.1e-4 ;0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical			
Ls	[0.13 0.15 0.14; 0.13 0.15 0.14]	nH	[TX RX]	Port Order	[1324]		Parameter	Setting	
СЬ	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	CAKR_RCos_eval_		board tl gamma0 a1 a2	[0 6.44084e-4 3.6036e-05]	1.5 db/in @ 56G
z p select	[12]	~	[test cases to run]	COM CONTRIBUTION	0	logical	board ti tau	5.790E-03	ns/mm
z p (TX)	[15 30 45; 1 1 1; 1 1 1; 0.5 0.5 0.5]	mm	[test cases]	Operational		Ū	board Z c	100	Ohm
z p (NEXT)	[8 8 8; 0 0 0; 0 0 0; 0 0 0]	mm	[test cases]	ERL Pass threshold	9.7	dB	z_bp (TX)	125	mm
z_p (FEXT)	[15 30 45; 1 1 1; 1 1 1; 0.5 0.5 0.5]	mm	[test cases]	COM Pass threshold	3	db	z_bp (NEXT)	0	mm
z p (RX)	[8 8 8: 0 0 0: 0 0 0: 0 0 0]	mm	[test cases]	DER 0	1.33E-05		z bp (FEXT)	125	mm
PKG Tx FFE preset	0		[test cases]	T r	4.00E-03	ns	z bp (RX)	0	mm
C p	[0.5e-4 0.5e-4]	nF	[TX RX]	FORCE TR	1	logical	C 0	[0.2e-4 0]	nF
R 0	50	Ohm	[TA BA]	PMD_type	C2C	ioBicai	C 1	[0.2e-4 0]	DF DF
R d	[50 50]	Ohm	[TX RX]	EW	1		Include PCB	0	logical
A v	0.413	V	vp/vf=	TDR and ERL options	1	logical	Include Pob	0	iogical
A_v A fe	0.413	V	vp/vt= vp/vf=		1	logical			
A_le A_ne	0.413	V	Alth Al-	TDR ERL	1	logical	Seletions (rectangle, gaussian, dual_rayleigh, triangle		
A_ne	4	v		ERLONLY	1 0				
M	4 32			TR TDR	0.01	ns	Histogram_Window_Weight	gaussian 0.02	selection
	32						Qr	0.02	<u>y</u>
filter and Eq	0.75	*0		N	2000	logical			
f_r	0.75	*fþ		TDR_Butterworth	1				
c(0)	0.54		min	beta_x	0		ICN parameters		
c(-1)	[-0.4:0.02:0]		[min:step:max]	rho_x	0.618		f_v	0.594	Fb
c(-2)	[0:.02:0.2]		[min:step:max]	TDR_W_TXPKG	0	<u>y</u>	f_f	0.594	Fb
c(-3)	[-0.04:.02:0]		[min:step:max]	N_bx	0		f_n	0.594	Fb
c(-4)	[0:.02:0.02]		[min:step:max]	fixture delay time	[00]		f_2	79.688	GHz
c(1)	[-0.12:0.02:0.04]		[min:step:max]	Tukey_Window	1		A_ft	0.450	V
N_b	1	<u> U</u> I		Noise, jitter			A_nt	0.450	V
b_max(1)	0.85		As/dffe1	sigma_RJ	0.01	<u> </u>			
b_max(2N_b)	[0.3 0.2*ones(1,22)]		As/dfe2N_b	A_DD	0.02	<u>y</u> ı	Floating Tap Control		
b_min(1)	• 0		As/dffe1	eta_0	1.25E-08	V^2/GHz	N_bg	6	0 1 2 or 3 groups
b_min(2N_b)	[-0.2 -0.2*ones(1,22)]		As/dfe2N_b	SNR_TX	33	dB	N_bf	3	taps per group
g_DC	[-20:1:0]	dB	[min:step:max]	R_LM	0.95		N_f	60	UI span for floating taps
f_z	42.5	GHz					bmaxg	0.2	max DFE value for floating ta
f_p1	42.5	GHz		Enforce Causality	1				
f_p2	106.25	GHz		S-parameter magnitude extrapolation policy	trend_to_DC		MLSE	1	logical
g_DC_HP	[-6:1:0]		[min:step:max]						
f_HP_PZ	1.328125	GHz		Filter: RxFFE			Receiver testing		
Butterworth	1	logical	include in fr	ffe_pre_tap_len	4	<u>y</u>	RX_CALIBRATION	0	logical
Raised_Cosine	0	logical	include in fr	ffe_post_tap_len	24	U.	Sigma BBN step	5.00E-03	V
RC_Start	6.70E+10	Hz	start freq for RCos	ffe_tap_step_size	0				
RC end	7.97E+10	Hz	end freq for RCos	ffe_main_cursor_min	0.7				
-			• • • • • • • • • • • • • • • • • • • •	ffe_pre_tap1_max	0.7				
				ffe_post_tap1_max	0.7				
				ffe_tapn_max	0.7				
				ffe backoff	0	+ 1			
				UE_UACKU		I			

Example COM Configuration for 200Gbps/L C2C

lable 93A-1 parameter	rs			I/O control			Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	Parameter	Setting	Units
f_b	106.25	GBd		DISPLAY_WINDOW	0	logical	padkage_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]	
f_min	0.05	GHz		CSV_REPORT	0	logical	package_tl_tau	0.00644805	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	\results\CAKR_{date}		package_Z_c	[92 92 ; 70 70; 80 80; 100 100]	Ohm
C_d	[0.4e-4 0.9e-4 1.1e-4;0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical			
Ls	[0.13 0.15 0.14: 0.13 0.15 0.14]	nH	[TX RX]	Port Order	[1324]		Parameter	Setting	
C b	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	CAKR RCos eval		board_tl_gamma0_a1_a2	[0 6.44084e-4 3.6036e-05]	1.5 db/in @ 56G
z p select	[12]	~	[test cases to run]	COM CONTRIBUTION	0	logical	board ti tau	5.790E-03	ns/mm
z p (TX)	[13 31; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	Operational	-	, ,	board Z c	100	Ohm
z p (NEXT)	[11 29; 1 1 ; 1 1 ; 0.5 0.5]	mm	[test cases]	ERL Pass threshold	9.7	dB	z bp (TX)	125	mm
z_p (FEXT)	[13 31; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	COM Pass threshold	3	db	z_bp (NEXT)	0	mm
z_p (RX)	[11 29; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	DER 0	1.33E-05	as	z_bp (FEXT)	125	mm
PKG Tx FFE preset	0		[cest cuses]	T r	4.00E-03	ns	z_bp (RX)	0	mm
C p	[0.5e-4 0.5e-4]	nF	[TX RX]	FORCE TR	1	logical	C 0	[0.2e-4 0]	nF
R O	50	Ohm		PMD_type	C2C	ogical	C_0	[0.2e-4 0]	UC DF
R d	[50 50]	Ohm	[TX RX]	EW	1			0	logical
	0.413		vp/vf=	TDR and ERL options	1	logical	Include PCD	0	logical
A_v	0.413	V	vp/vt= vp/vf=			logical			
A_fe	0.413	V	vp/vt=	TDR	1	logical	Colotions (asstands, associate duel, associate triangle		
A_ne		V		ERL	1		Seletions (rectangle, gaussian,dual_rayleigh,triangle		1.0
L	4			ERL_ONLY	0	<u>ns</u>	Histogram_Window_Weight	gaussian	selection
M	32			TR_TDR	0.01		Qr	0.02	Ų.
filter and Eq				N	2000	logical			
f_r	0.75	*fþ		TDR_Butterworth	1				
c(0)	0.54		min	beta_x	0		ICN parameters		
c(-1)	[-0.4:0.02:0]		[min:step:max]	rho_x	0.618		f_v	0.594	Fb
c(-2)	[0:.02:0.2]		[min:step:max]	TDR_W_TXPKG	0	<u>y</u>	f_f	0.594	Fb
c(-3)	[-0.04:.02:0]		[min:step:max]	N_bx	0		f_n	0.594	Fb
c(-4)	[0:.02:0.02]		[min:step:max]	fixture delay time	[00]		f_2	79.688	GHz
c(1)	-0.12:0.02:0.04]		[min:step:max]	Tukey_Window	1		A_ft	0.450	V
N_b	1	<u>U</u>		Noise, jitter			A_nt	0.450	V
b_max(1)	0.75		As/dffe1	sigma_RJ	0.01	<u>U</u>			
b_max(2N_b)	[0.3 0.2*ones(1,22)]		As/dfe2N_b	A_DD	0.02	Ŭ	Floating Tap Control		
b_min(1)	• 0		As/dffe1	eta_0	1.25E-08	V^2/GHz	N_bg	6	0 1 2 or 3 groups
b_min(2N_b)	[-0.2 -0.2*ones(1,22)]		As/dfe2N b	SNR_TX	33	dB	N_bf	3	taps per group
g DC	[-20:1:0]	dB	[min:step:max]	R LM	0.95		N f	60	UI span for floating taps
fz	42.5	GHz		-~			bmaxg	0.2	max DFE value for floating ta
f p1	42.5	GHz		Enforce Causality	1				· · · · · · · · · · · · · · · · · · ·
f p2	106.25	GHz		S-parameter magnitude extrapolation policy	trend_to_DC		MLSE	0	logical
g_DC_HP	[-6:1:0]	-7.66	[min:step:max]	parameter magnitude extrapolation policy			1885		Togreat
f HP PZ	1.328125	GHz	[Filter: RxFFE			Receiver testing		
Butterworth	1	logical	include in fr	ffe_pre_tap_len	4	U	RX CALIBRATION	0	logical
Raised Cosine	0	logical	include in fr	ffe_post_tap_len	24	- Ŭ	Sigma BBN step	5.00E-03	V
RC_Start	6.70E+10	Hz	start freg for RCos	ffe_tap_step_size	0	× -	Signa upra step	5.002-05	v
RC_start RC end	7.97E+10	Hz	end freq for RCos	ffe main cursor min	0.7				
r.c_enu	7.7/E+10	112	enumer for RCOS	ffe_pre_tap1_max	0.7				
					0.7	I			
				ffe_post_tap1_max					
				ffe_tapn_max	0.7				
				ffe_backoff	0				

Thank you Questions and Discussions