### **Reference Package Model and Parameters Towards COM Baseline**

Mike Peng Li, Zhiguo Qian, Jenny Xiaohong Jiang Hsinho Wu, Masashi Shimanouchi, Kemal Aygun, Itamar Levin, Ariel Cohen Intel

July 20, 2023



## **Supporters**

- Sam Kocsis, Amphenol
- Bill Simms, Nvidia
- Megha Shanbhag, TE
- Nathan Tracy, TE
- Srinivas Venkataraman, Meta
- Jim Weaver, Arista
- Mike Wingrove, Ciena



## **Background and Objectives**

- Presentations for 200G-PAM4 reference package model and parameters extracted from the latest test/design packages for high radix switches and ASICs, as well as roadmap at 2024+, had been presented in 802.3df/dj, and other related forums (e.g., OIF/CEI, Designcon)[1], [2], [3],[4], [5], [6],[7] ("Type A" PKG)
- Other presentations for high radix switches had been presented in 802.3df/dj [8],[9],[10] ("Type B" PKG)
- There are differences in material, design, and performance between "Type A" and "Type B" PKGs, and this presentation intents to highlight those differences, and discuss paths to reach consensus and move forward.




#### Comparison of Key Design/Material Characteristics of "Type A" vs "Type B" PKGs

Package	"Туре А"	"Туре В"
ABF (Ajinomoto build-up film) material	<mark>GL107 Like</mark>	NA
Cross-section	8-2-8, or 10-2-10	6-2-6, to 9-2-9
Core thickness	~1000 μm	800-1200 μm
Trace routing lengths	33 mm max	30-40 mm max
Surface treatment	CZ8401 Like	NA
BGA ball pitch	<mark>0.8 mm</mark>	<mark>&gt; 1.0 mm</mark>
Skip Layer	<mark>Yes (x%)</mark>	No
Trace line / space	<mark>~30 / 60 / 30 μm</mark>	<mark>27-45-27 μm</mark>
Trace line / space (Skip Layer)	<mark>~80 / 80 / 80 μm</mark>	NA
Impedance	~87.5 ohms	90-92 ohms
ABF height	35 μm	40 µm



#### Comparison Proposed Reference PKG Models for "Type A" vs "Type B"



"Type A"

"Type B" TP0/TP5 Die/Dev TL1 TL2 TL3 TL4  $C_p$  $Z_{c1}/Z_{p1}$   $Z_{c2}/Z_{p2}$   $Z_{c3}/Z_{p3}$   $Z_{c4}/Z_{p4}$   $C_p$ 

Characteristics

- Same as 802.3ck
- TL1 (i.e., horizontal trace) and TL2 (vertical PTH) physical structure correspondences had been well understood/correlated

Characteristics

- New
- TL3 and TL4 physical structure correspondences need to be explained, justified, and correlated



### Comparison of The Proposed Reference PKG Performance for "Type A" vs "Type B" (1/3)

Param	802/3ck PKG T-Line Model Param	Prop 212G "Type A" PKG T-Line Model Param (Mar'22 [5])	Prop 212G "Type A" PKG T-Line Model Param (May'23 [7])	Prop 212G "Type B" PKG T-Line Model Param ( [8],[9],[10])
$Z_p$	30 mm	30 mm	30 mm	30 mm
Yo	0 /mm	0 /mm	5e-4 /mm	0 /mm
τ	6.141e-3 ns/mm	6.141e-3 ns/mm	6.141e-3 ns/mm	6.44805e-3 ns/mm
<i>a</i> 1	9.909e-4 ns <sup>1/2</sup> /mm	8.9e-4 ns <sup>1/2</sup> /mm	8.9e-4 ns <sup>1/2</sup> /mm	8.455e-4 ns <sup>1/2</sup> /mm
<i>a</i> <sub>2</sub>	2.772e-4 ns/mm	1.55e-4 ns/mm	2.0e-4 ns/mm	3.40225e-4 ns/mm
Z <sub>c</sub>	87.5 Ω	87.5 Ω	87.5 Ω	92 Ω
R <sub>o</sub>	50 Ω	50 Ω	50 Ω	50 Ω

- For "Type B" PKG, only highlighted in "light-blue" parameters are in its latest proposal[10]
- "Type B" horizontal loss is worse than 802.3ck by 0.57 dB at Nyquist, with Zp=30 mm,  $\gamma_0 = 0$  /mm, and R<sub>0</sub> = 50  $\Omega$



- "Type B" 212G Pkg 30mm T-Line Jun'23
- "Type A" 212G Pkg 30mm T-Line May'23
- "Type A" 212G Pkg 30mm T-Line Mar'22


#### 802.3ck 106G Pkg 30mm T-Line

- "Type A" temp at 90C
- "Type B" temp at 90C



July 2023

#### Comparison of The Proposed Reference PKG Performance for "Type A" vs "Type B" (2/3)




#### Comparison of The Proposed Reference PKG Performance for "Type A" vs "Type B" (3/3)

	IL (Horizontal trace, Zp=30mm, dB)/IL (dB/mm)	IL (All, Zp=33mm, dB) /IL (dB/mm)	Delay τ (ns/mm)	∆IL (Horizontal trace, Zp=30mm , dB wrt 802.3ck)	∆IL (All, dB wrt 802.3ck)	∆Delay τ (ns/mm)
"Туре А"	4.64/0.155	5.71/0.173	6.141e-3	-1.12	-2.56	0
"Туре В"	6.33/ <mark>0.211</mark>	7.68/0.233	6.44805e-3	+0.57	-0.59	+0.30705e-3
802.3ck	5.76/0.192	8.27/0.251	6.141e-3			

IL is measured at Nyquist




**Recap of Proposed "Type A" PKG Model** 





#### Recap of Proposed "Type A" PKG Model Parameters for High SERDES Density Devices

Parameter	Setting	Units
package_tl_gamma0_a1_a2	[0.0005 0.00089 0.0002]	
package_tl_tau	0.006141	ns/mm
package_Z_c	[87.5 87.5; 92.5 92.5 ]	Ohm



## **Summary and Discussions**

- Two proposed reference PKG model and parameters are reviewed and compared, in design techniques/choices, and associated performances
- "Type A" reference PKG has generational improvements for both horizontal trace loss and overall loss vs 802.3ck, with two TL models same as 802.3ck
- "Type B" reference PKG has negative generational improvements for horizontal trace loss and delay, however a slight overall loss improvement vs 802.3ck, but with four TL models, different from 802.3ck
- All 200G/L link subsystems/components need to provide generational advancements/improvements over previous 100G/L, to meet the required use cases (e.g., up to 40 dB (bump-to-bump) for KR and CR with >= 1m DAC)
  - SERDES had demonstrated 2x in speed, BW, jitter, noise improvements
  - Connectors had demonstrated > 2x BW/IL improvements
  - PKG needs to move in the same direction [11]



## References

[1] J. Jiang et al, "Designing 224G PAM4 High Performance FPGA Package and Board with Confidence", *Designcon*, 2021.

[2] M. Li et al. "224G Package Investigations and COM Reference Model", OIF (<u>https://www.oiforum.com</u>, oif2021.263.00), Nov, 2021

[3] M. Li et al. "Reference Die and Package Models for CEI-224G-PAM4", OIF (<u>https://www.oiforum.com</u>, oif2022.065.01), Feb, 2022

[4] M. Li et al. : <u>https://www.ieee802.org/3/df/public/22\_03/mli\_3df\_01a\_220316.pdf</u>, Mar, 2022

[5] M. Li et al. : <u>https://www.ieee802.org/3/df/public/22\_03/mli\_3df\_02a\_220316.pdf</u>, Mar, 2022

[6] Mellitz et al. : <u>https://www.ieee802.org/3/df/public/22\_03/mellitz\_3df\_01b\_220316.pdf</u>, Mar, 2022

[7] M. Li et al. : <u>https://www.ieee802.org/3/dj/public/23\_05/li\_3dj\_02\_2305.pdf</u> , May, 2023

[8] L. Ben-Artsi, and R. Mellitz: <u>https://www.ieee802.org/3/df/public/22\_07/benartsi\_3df\_01b\_2207.pdf</u>, Jul, 2022

[9] R. Mellitz, A. Ran, L. Ben-Artsi: https://www.ieee802.org/3/df/public/22 11/benartsi 3df 01a 2211.pdf , Jul, 2022

[10] A. Ghiasi, A. Ran, R. Mellitz, L. Ben-Artsi: https://www.ieee802.org/3/dj/public/adhoc/electrical/23\_0622/benartsi\_3dj\_elec\_01a\_230622.pdf , June, 2023

[11]] A. Ghiasi, <u>https://www.ieee802.org/3/df/public/22\_10/22\_0927/ghiasi\_3df\_01\_220927.pdf</u>, Sept, 2022



## Straw Poll 1

I would support the direction of the 200G/L package model to Annex 93A (COM) on slide 8

- a) Yes
- b) No
- c) NMI
- d) Abstain



## Straw Poll 2

I would support package model parameters on slide 9 for COM of 200G/Lane KR, CR, AUI chip-to-chip and chip-to-module host/high density SERDES devices

- a) Yes
- b) No
- c) NMI
- d) Abstain



# **Thank You!**

