

The MediaTek logo is displayed in white, bold, uppercase letters within a white, rounded rectangular shape that has a slight 3D effect with a shadow.

MEDIATEK

Considerations on COM Reference Model

Tobey P.-R. Li, Mau-Lin Wu

MediaTek

IEEE P802.3dj Task Force

September, 2023

Outline


- **Background and Introduction**
- **COM Reference Model**
- **Reference CDR**
- **Floating DFE & FFE**
- **Summary**

Background and Introduction

- **Directions of reference receiver taken at the July 2023 Plenary meeting**
 - Strong support of directions of RxFFE changes to Annex 93A and RxFFE based reference RX for 200G/lane AUIs, see straw poll #1 & #9, [motions_3cwdfdj_2307](#)
 - Various contributions look at different reference receiver architectures
- **COM reference model discussion**
 - MM + sample sweep CDR introduced in [mellitz_3dj_01a_elec_230817](#)
 - Floating-tap DFE/FFE compared in [lit_3dj_elec_01a_230817](#), highly reflective channels showed significant dCOM
- **This presentation provides COM analysis and comparison of reference CDR and floating-tap implementation**
 - The intention is to advocate adopting a simple and general COM reference model for baseline exploratory and expanding MLSE features
 - NOT a specific baseline receiver proposal

COM Reference Model Proposed in [mellitz_3dj_01a_2307](#)


- **COM 4.1 functionalities**
 - Reference CDR: Mueller-Muller (MM)/sample sweep
 - Floating tap equalization: DFE only



Experimental COM Reference Model

- Experimental COM functionalities for comparison
 - Reference CDR: MM/sample sweep
 - Floating tap equalization: DFE, FFE

• *Experimental functions used in this presentation*
• *NOT supported by COM 4.1*



Reference CDR



Reference CDR

- Platform: COM 4.1
- Selected* CR/KR/C2M/C2C channels listed in [appendix](#)
- Reference CDR
 - [CR/KR/C2M/C2C](#) spreadsheets listed in appendix, except

CDR	ts_anchor	phase_adjustment
MM	0	[0 0]
Sample sweep**	1	[-16 16]

** See [mellitz_3dj_01a_elec_230817](#) for details

COM (Sample Sweep) – COM (MM)




- Sample sweep is implementation-specific, performance gain relates to the shapes of
 1. Channel response
 2. RX front-end response
- This function is time-consuming, simulation takes >1day (>10x run time) for a single channel

Floating Tap Equalization

COM Reference Model – Floating Tap Implementation

- Key change in this presentation: Move the floating taps from DFE to FFE function
- No change to the algorithms for determining FFE coefficients and floating tap locations



[COM 4.1] Floating DFE

- Step1: Fix-tap FFE optimization
- Step2: Float-tap location search
- Step3: DFE

[This presentation] Floating FFE

- Step1: Float-tap location search
- Step2: Fix- & float-tap FFE optimization
- Step3: DFE

Reference Parameter Highlights

- Platform: COM 4.1
- Test channels: all CR/KR/C2M/C2C channels listed in [appendix](#)
 - Include new C2M channels and CR/KR channels, as compared to [lit_3dj_elec_01a_230817](#)
- Exploratory of reference RX architecture
 - [CR/KR/C2M/C2C](#) spreadsheets listed in appendix, except

		COM 4.1		Experiment function		
		Parameter	FFE-Fix + DFE-Float	FFE-Fix	FFE-Fix + FFE-Float	
Fixed Tap	DFE Fixed Tap	N_b	1	1	1	
	FFE Fixed Tap	ffe_pre_tap_len	4	4	4	
		ffe_post_tap_len	24	60	24	
Floating Tap	DFE Floating Tap	N_bg	4***	0	0	
		N_bf	5***	-	-	
		N_f	60	-	-	
	FFE Floating Tap	ffe_ft_tap_N_bg	NA	NA	4***	Groups
		ffe_ft_tap_N_bf	NA	NA	5***	Taps per groups
		ffe_ft_tap_N_f	NA	NA	60	UI span

Experimental parameters for floating FFE taps, not implemented in COM4.1

**** Changes to [lit_3dj_elec_01a_230817](#)*




Considerations of FFE-based Receiver

- Receiver architectures for comparison

Option I	1 fixed DFE tap + 24 fixed FFE tap + 20 floating DFE tap
Option II	1 fixed DFE tap + 60 fixed FFE tap
Option III	1 fixed DFE tap + 24 fixed FFE tap + 20 floating FFE tap

- FFE acts through convolution rather than subtraction

- ISI located beyond EQ coverage may be enhanced
- Accumulative residual ISI (power sum of equalized pulse response) of a selected channel






Considerations of FFE-based Receiver

- Highly reflective channels show significant dCOM
 - Use long FFE fixed-tap to handle far-end reflections is not reasonable, FFE taps are not cheap
 - Difference between floating DFE and FFE taps will change the pass/fail for reflective channels

Option I 1 fixed DFE tap + 24 fixed FFE tap + 20 floating **DFE** tap

Option II 1 fixed DFE tap + **60** fixed FFE tap

Option III 1 fixed DFE tap + 24 fixed FFE tap + 20 floating **FFE** tap



Summary

- **This presentation continued discussions in the Task Force on COM reference model**
 - Reference CDR: MM/sample sweep
 - Floating-tap implementation: DFE/FFE
- **Provided a relative comparison for consensus discussion in order to focus baseline proposal development efforts**
 - Choice of reference models yields different performance and can change the pass/fail for some channels
 - Reference model should address a reasonable minimal implementation
- **Straw Polls requested to TF leadership on the**
 - Direction of COM reference CDR
 - Direction of floating-tap implementation in COM

Appendix

Channel List



Application	Contribution
C2M	rabinovich_3df_01_2209*
	rabinovich_3df_02_2209
	rabinovich_3dj_02_230116*
	rabinovich_3dj_03_230116
	shanhbag_3dj_03_2305*
	akinwale_3dj_02_2307
	akinwale_3dj_03_2307*[1 5 9 11] in
	akinwale_3dj_04_2307
	lim_3dj_01_230629*
	lim_3dj_02_230629*
	weaver_3dj_elec_02_230831 (TP0-TP1)*[High Temp]
	kareti_3dj_02_2309*
	C2C

Application	Contribution
CR	shanhbag_3dj_01_2305*
	kocsis_3dj_02_2305*
	lim_3dj_03_230629*
	lim_3dj_04_230629*
KR	mellitz_3dj_02_elec_230504*
	weaver_3dj_02_2305
	shanhbag_3dj_02_2305*
	weaver_3dj_elec_01_230622*

** Selected channels for reference CDR simulation*

Example COM Configuration for 200Gbps/Lane CR/KR



Table 93A-1 parameters				I/O control				Table 93A-3 parameters			
Parameter	Setting	Units	Information					Parameter	Setting	Units	
f_b	106.25	Gbit		DIAGNOSTICS	0	logical		package_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]		
f_min	0.05	GHz		DISPLAY_WINDOW	0	logical		package_tl_tau	0.00644805	ns/mm	
Delta_f	0.01	GHz		CSV_REPORT	0	logical		package_Z_c	[92 92; 70 70; 80 80; 100 100]	Ohm	
C_d	[0.4e-4 0.9e-4 1.1e-4; 0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	RESULT_DIR	.\results\CAR_k_[date]						
L_s	[0.130.15 0.14; 0.130.15 0.14]	nH	[TX RX]	SAVE_FIGURES	0	logical					
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	Port Order	[1 3 2 4]						
z_p select	[1 2]		[test cases to run]	RUNTAG	CARR_RCos_eval_						
z_p (TX)	[12 91; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	COM CONTRIBUTION	0	logical					
z_p (NEXT)	[12 91; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	Operational							
z_p (FEXT)	[12 91; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	ERL Pass threshold	9.7	dB					
z_p (RX)	[12 91; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	COM Pass threshold	3	dB					
PKG_Tx_FFE_preset	0			DER_0	1.00E-04						
C_p	[0.5e-4 0.5e-4]	nF	[TX RX]	T_r	4.00E-03	ns					
R_0	50	Ohm		FORCE_TR	1	logical					
R_d	[50 50]	Ohm	[TX RX]	PMD_type	C2C						
A_v	0.413	V	vp/vf=	EW	1						
A_fe	0.413	V	vp/vf=	TDR and ERL options		logical					
A_ne	0.45	V		TDR	1	logical					
L	4			ERL	1	logical					
M	32			ERL_ONLY	0	ns					
Filter and Eq				TR_TDR	0.01						
f_r	0.75		*fb	TDR Butterworth	3500	logical					
c(0)	0.54		min	N	1						
c(1)	[-0.4; 0.02; 0]		[min; step; max]	beta_x	0						
c(2)	[0; 0.02; 0.12]		[min; step; max]	rho_x	0.618						
c(3)	[-0.04; 0.02; 0]		[min; step; max]	TDR_W_TXPKG	0	UI					
c(4)	[0; 0.02; 0.02]		[min; step; max]	N_bx	0						
ct(1)	[-0.1; 0.02; 0.04]		[min; step; max]	fixture delay time	[0 0]						
N_b	1	UI		Tukey_Window	1						
b_max(1)	0.85	As/dfe1		Noise_jitter							
b_max(2..N_b)	[0.3 0.2^ones(1,22)]	As/dfe2..N_b		sigma_RJ	0.01	UI					
b_min(1)	0	As/dfe1		A_DD	0.02	UI					
b_min(2..N_b)	[-0.2 -0.2^ones(1,22)]	As/dfe2..N_b		eta_0	5.00E-09	V>27GHz					
g_DC	[13; 1; 0]	dB	[min; step; max]	SNR_TX	33	dB					
f_z	42.5	GHz		R_LM	0.95						
f_p1	42.5	GHz									
f_p2	106.25	GHz		Enforce Causality	1						
g_DC_HP	[-6; 1; 0]		[min; step; max]	S-parameter magnitude extrapolation policy	trend_to_DC						
f_HP_PZ	1.328125	GHz		Filter: RxFFE							
Butterworth	1	logical	include in fr	f_fe_pre_tap_len	4	UI					
Raised_Cosine	0	logical	include in fr	f_fe_post_tap_len	24	UI					
RC_Start	6.70E+10	Hz	start freq for RCos	f_fe_tap_step_size	0						
RC_end	7.97E+10	Hz	end freq for RCos	f_fe_main_cursor_min	0.7						
sample_adjustment	[0 0]	phase		f_fe_pre_tap1_max	0.7						
ts_anchor	0			f_fe_post_tap1_max	0.7						
				f_fe_tap1_max	0.7						
				f_fe_backoff	0.7						
				f_fe_fit_tap_N_bg	0	0 1 2 or 3 groups					
				f_fe_fit_tap_N_bf	5	taps per group					
				f_fe_fit_tap_N_f	60	UI span for floating taps					
				f_fe_alg_opt	0	logical					

Example COM Configuration for 200Gbps/Lane C2M



Table 93A-1 parameters				I/O control				Table 93A-3 parameters			
Parameter	Setting	Units	Information					Parameter	Setting	Units	
f_b	106.25	Gbd		DIAGNOSTICS	0	logical		package_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]		
f_min	0.05	GHz		DISPLAY_WINDOW	0	logical		package_tl_tau	0.00644805	ns/mm	
Delta_f	0.01	GHz		CSV_REPORT	0	logical		package_Z_c	[92 92; 70 70; 80 80; 100 100]	Ohm	
C_d	[0.4e-4 0.9e-4 1.1e-4; 0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	RESULT_DIR	.\results\CAKR_(date)\			Parameter	Setting		
L_s	[0.130.15 0.14; 0.13 0.15 0.14]	nH	[TX RX]	SAVE_FIGURES	0	logical		board_tl_gamma0_a1_a2	[0 0.44084e-4 3.6036e-05]	1.5 db/in @ 50G	
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	Port Order	[1 3 2 4]			board_tl_tau	5.790E-03	ns/mm	
z_p select	[1 2]		[test cases to rmin]	COM_CONTRIBUTION	0	logical		board_Z_c	100	Ohm	
z_p (TX)	[15 30 45; 1 1 1; 1 1 1; 0.5 0.5 0.5]	mm	[test cases]	ERL Pass threshold	9.7	dB		z_bp (TX)	125	mm	
z_p (NEXT)	[8 8 0; 0 0 0; 0 0 0]	mm	[test cases]	COM Pass threshold	3	db		z_bp (FEXT)	0	mm	
z_p (FEXT)	[15 30 45; 1 1 1; 1 1 1; 0.5 0.5 0.5]	mm	[test cases]	DER_0	1.33E-05			z_bp (RX)	125	mm	
z_p (RX)	[8 8 0; 0 0 0; 0 0 0]	mm	[test cases]	T_r	4.00E-03	ns		z_bp (RX)	0	mm	
PKG_Tx_FFE_preset	0			FORCE_TR	1	logical		C_0	[0.2e-4 0]	nF	
C_p	[0.5e-4 0.5e-4]	nF	[TX RX]	PMD_type	C2C			C_1	[0.2e-4 0]	nF	
R_0	50	Ohm		EW	1			Include PCB	0	logical	
R_d	[50 50]	Ohm	[TX RX]	TDR and ERL options		logical					
A_v	0.413	V	vp/vf=	TDR	1	logical					
A_fe	0.413	V	vp/vf=	ERL	1	logical					
A_ne	0.45	V		ERL_ONLY	0	ns					
L	4			TR_TDR	0.01						
M	32			TDR_Butterworth	2000	logical					
filter and Eq				beta_x	0						
f_r	0.75	*fb		rho_x	0.618						
c(0)	0.54	min		TDR_W_TxPKG	0	UI					
c(-1)	[-0.4; 0.02; 0]	[min; step; max]		N_bx	0						
c(-2)	[0; -0.02; 0.2]	[min; step; max]		fixture delay time	[0 0]						
c(-3)	[-0.04; -0.02; 0]	[min; step; max]		Tukey_Window	1						
c(-4)	[0; -0.02; 0.02]	[min; step; max]		Noise_jitter							
c(1)	[-0.12; 0.02; 0.04]	[min; step; max]		sigma_RJ	0.01	UI					
N_b	1	UI		A_DD	0.02	UI					
b_max(1)	0.85	As/dfe1		eta_0	1.25E-08	V>2/GHz					
b_max(2_N_b)	[0.3 0.2 *ones(1,22)]	As/dfe2_N_b		SNR_TX	33	dB					
b_min(1)	0	As/dfe1		R_LIM	0.95	dB					
b_min(2_N_b)	[-0.2 -0.2 *ones(1,22)]	As/dfe2_N_b									
g_DC	[-20; 10]	dB	[min; step; max]	Enforce Causality	1						
f_z	42.5	GHz		S-parameter magnitude extrapolation policy	trend_to_DC						
f_p1	42.5	GHz									
f_p2	106.25	GHz		Filter: RxFFE							
g_DC_HP	[-6; 10]	dB	[min; step; max]	ffe_pre_tap_len	4	UI					
f_HP_P2	1.328125	GHz		ffe_post_tap_len	24	UI					
Butterworth	1	logical	include in fr	ffe_tap_step_size	0						
Raised_Cosine	0	logical	include in fr	ffe_main_cursor_min	0.7						
RC_Start	6.70E+10	Hz	start freq for RCos	ffe_pre_tap1_max	0.7						
RC_end	7.97E+10	Hz	end freq for RCos	ffe_post_tap1_max	0.7						
sample_adjustment	[0 0]	phase		ffe_tap1_min	0.7						
ts_anchor	0			ffe_backoff	0						
				ffe_fit_tap_N_bg	0	0 1 2 or 3 groups					
				ffe_fit_tap_N_bf	5	taps per group					
				ffe_fit_tap_N_f	60	UI span for floating taps					
				ffe_alg_opt	0	logical					

Example COM Configuration for 200Gbps/Lane C2C



Table 93A-1 parameters				I/O control				Table 93A-3 parameters			
Parameter	Setting	Units	Information					Parameter	Setting	Units	
f_b	106.25	Gbit		DIAGNOSTICS	0	logical		package_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]		
f_min	0.05	GHz		DISPLAY_WINDOW	0	logical		package_tl_tau	0.00644805	ns/mm	
Delta_f	0.01	GHz		CSV_REPORT	0	logical		package_Z_c	[92 92; 70 70; 80 80; 100 100]	Ohm	
C_d	[0.4e-4 0.9e-4 1.1e-4; 0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	RESULT_DIR	.\results\CAR_k_[date].			Parameter	Setting		
L_s	[0.130.15 0.14; 0.130.15 0.14]	nH	[TX RX]	SAVE_FIGURES	0	logical		board_tl_gamma0_a1_a2	[0 0.44084e-4 3.6036e-05]	1.5 db/in @ 50G	
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	Port Order	[1 3 2 4]			board_tl_tau		ns/mm	
z_p select	[1 2]		[test cases to run]	RUNTAG	CARR_RCos_eval_			board_Z_c	100	Ohm	
z_p (TX)	[13 31; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	COM CONTRIBUTION	0	logical		z_bp (TX)	125	mm	
z_p (NEXT)	[11 29; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	Operational				z_bp (NEXT)	0	mm	
z_p (FEXT)	[13 31; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	ERL Pass threshold	9.7	dB		z_bp (FEXT)	125	mm	
z_p (RX)	[11 29; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	COM Pass threshold	3	db		z_bp (RX)	0	mm	
PKG_Tx_FFE_preset	0			DER_0	1.33e-05			C_0	[0.2e-4 0]	nF	
C_p	[0.5e-4 0.5e-4]	nF	[TX RX]	T_r	4.00E-03	ns		C_1	[0.2e-4 0]	nF	
R_0	50	Ohm		FORCE_TR	1	logical		Include PCB	0	logical	
R_d	[50 50]	Ohm	[TX RX]	PMD_type	C2C						
A_v	0.413	V	vp/vf=	EW	1			Selections (rectangle, gaussian, dual_rayleigh, triangle)			
A_fe	0.413	V	vp/vf=	TDR and ERL options		logical		Histogram_Window_Weight	gaussian	selection	
A_ne	0.45	V		TDR	1	logical		Qr	0.02	UI	
L	4			ERL	1	logical		ICN parameters			
M	32			ERL_ONLY	0	ns		f_v	0.594	Fb	
Filter and Eq				TR_TDR	0.01			f_f	0.594	Fb	
f_r	0.75		*fb	TDR Butterworth	2000	logical		f_n	0.594	Fb	
c(0)	0.54		min	N	1			f_2	79.688	GHz	
c(1)	[-0.4; 0.02; 0]		[min; step; max]	beta_x	0			A_ft	0.450	V	
c(2)	[0; 0.02; 0.2]		[min; step; max]	rho_x	0.618			A_nt	0.450	V	
c(3)	[-0.04; 0.0; 0]		[min; step; max]	TDR_W_TXPKG	0	UI		Floating Tap Control			
c(4)	[0; 0.02; 0.02]		[min; step; max]	N_bx	0			N_bg	4	0 1 2 or 3 groups	
c(1)	[-0.12; 0.02; 0.04]		[min; step; max]	fixture delay time	[0 0]			N_bf	5	taps per group	
N_b	1	UI		Tukey_Window	1			N_f	60	UI span for floating taps	
b_max(1)	0.85	As/dfe1		Noise_jitter				bmax	0.2	max DFE value for floating taps	
b_max(2..N_b)	[0.3 0.2^ones(1,22)]	As/dfe2..N_b		sigma_RJ	0.01	UI		MLSE	0	logical	
b_min(1)	0	As/dfe1		A_DD	0.02	UI		Receiver testing			
b_min(2..N_b)	[-0.2 -0.2^ones(1,22)]	As/dfe2..N_b		eta_0	1.25E-08	V>2/GHz		RX_CALIBRATION	0	logical	
g_DC	[20; 1; 0]	dB	[min; step; max]	SNR_TX	33	dB		Sigma BBN step	5,00E-03	V	
f_z	42.5	GHz		R_LIM	0.95						
f_p1	42.5	GHz		Enforce Causality	1						
f_p2	106.25	GHz		S-parameter magnitude extrapolation policy	trend_to_DC						
g_DC_HP	[-6; 1; 0]		[min; step; max]	Filter: RxFFE							
f_HP_P2	1.328125	GHz		f fe_pre_tap_len	4	UI					
Butterworth	1	logical	include in fr	f fe_post_tap_len	24	UI					
Raised_Cosine	0	logical	include in fr	f fe_tap_step_size	0						
RC_Start	6.70E+10	Hz	start freq for RCos	f fe_main_cursor_min	0.7						
RC_end	7.97E+10	Hz	end freq for RCos	f fe_pre_tap1_max	0.7						
sample_adjustment	[0 0]	phase		f fe_post_tap1_max	0.7						
ts_anchor	0			f fe_tapn_max	0.7						
				f fe_backoff	0.7						
				f fe_fit_tap_N_bg	0	0 1 2 or 3 groups					
				f fe_fit_tap_N_bf	5	taps per group					
				f fe_fit_tap_N_f	60	UI span for floating taps					
				f fe_alg_opt	0	logical					

Thank you

Questions and Discussions