Proposed C2M AUI Loss Budget

Ali Ghiasi – Ghiasi Quantum/Marvell
Henry Wong – Alphawave
David Cassan – Alphawave

IEEE 802.3dj Task Force
Plenary Meeting
Waikiki, Hi

Nov 14, 2023
List of Supporters

- Matt Brown – Alphawave
- Jim Weaver – Arista
- Arash Farhoodfar – Marvell
- Mike Dudek – Marvell.
Overview

- C2M reference application model
- Defining two host packages
- C2M hosts loss considering package A and B
- Bottom C2M loss with package A and B
- Increasing C2M loss doesn’t come for free
- Proposed C2M loss budget
- Summary.
Most Common Switch Implementation

- In 802.3ck max C2M PCB length assumed was 9” per recommendation [stone_3ck_01a_0518](#)
  - In CL120G max host PCB loss was 11.9 dB based on above recommendation for PCB with loss ~1.2 dB/in
  - [weaver_3dj_elec_01_230831](#) C2M channel go up to 9” and was stated during Q&A the upper limit of <10”
    - Any application needing more than 10” has the option to use cabled host or retimers
  - PCB length 10 to 11” expect to cover most common 512 lanes switch implementations!

---

Stone Hypothetical 256 Lane Switch
Package ~69x69

Hypothetical 512 lane (102T) Switch
Package ~90x90

---

AUI, A. Ghiasi et. al.

IEEE 802.3dj Nov 2023 Plenary
DJ Host Package Type A and Type B

- Class A package loss is 0.15 dB/mm @ 90 °C and Class B loss is 0.21 dB/mm @ 90 °C
  - See lim_3dj_02_2307 and the consensus presentation lusted_3dj_elec_01_230817
  - lusted_3dj_04_2309 assume 6 dB for class A package and 9.0 dB for class B, but this analysis assumes 6.75 dB loss for class A and 9.45 dB loss for class B based on 90 °C assumption

### Comparison of Key Design/Material Characteristics of “Class A” vs “Class B” PKGs

<table>
<thead>
<tr>
<th>Package Trace</th>
<th>Class A Loss (dB)</th>
<th>Class B Loss (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>15 mm</td>
<td>2.25</td>
<td>3.15</td>
</tr>
<tr>
<td>30 mm</td>
<td>4.5</td>
<td>6.3</td>
</tr>
<tr>
<td>45 mm</td>
<td>6.75</td>
<td>9.45</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Package</th>
<th>“Class A”</th>
<th>“Class B”</th>
</tr>
</thead>
<tbody>
<tr>
<td>ABF (Ajinomoto build-up film) material</td>
<td>GL107 Like</td>
<td>NA</td>
</tr>
<tr>
<td>Cross-section</td>
<td>8-2-8, or 10-2-10</td>
<td>6-2-6, to 9-2-9</td>
</tr>
<tr>
<td>Core thickness</td>
<td>~1000 µm</td>
<td>800-1200 µm</td>
</tr>
<tr>
<td>Trace routing lengths</td>
<td>33 mm max</td>
<td>30-40 mm max</td>
</tr>
<tr>
<td>Surface treatment</td>
<td>CZ8401 Like</td>
<td>NA</td>
</tr>
<tr>
<td>BGA ball pitch</td>
<td>0.8 mm</td>
<td>&gt;1.0 mm</td>
</tr>
<tr>
<td>Skip Layer</td>
<td>Yes (x%)</td>
<td>No</td>
</tr>
<tr>
<td>Trace line / space</td>
<td>~30 / 60 / 30 µm</td>
<td>27-45-27 µm</td>
</tr>
<tr>
<td>Trace line / space (Skip Layer)</td>
<td>~80 / 80 / 80 µm</td>
<td>NA</td>
</tr>
<tr>
<td>Impedance</td>
<td>~87.5 ohms</td>
<td>90-92 ohms</td>
</tr>
<tr>
<td>ABF height</td>
<td>35 µm</td>
<td>40 µm</td>
</tr>
</tbody>
</table>
HCB and MCB Losses

- **Motion #5 during September 2023 Interim**
  - Move to adopt the CR host and cable assembly insertion loss budget proposed in `diminico_3dj_01a_2309`, slide 7 for the symmetrical CR use case
  - Slide 7 defines the CR channel loss and allocates 3.4 dB to the HCB loss as shown here

- **Next will construct the C2M channel with addition of test points based on adopted HCB loss and proposed `diminico_3dj_01_2311` MCB loss of 2.7 dB.**
Summary of AUI C2M Test Points and Losses

- **200G CDR/DSPs dies are mounted directly on the module plug HDI board without BGA package**
  - The end of HCB CR test point TP2 is also the AUI test point TP1d/TP4d for compliance
  - Proposal is to make the module plug board loss equal to HCB loss (3.4 dB)
  - HCB loss being equal to plug board would be an ideal test point for measurement at the CDR/DSP bump TP1d/TP4d

- **Measurement at TP1d/TP4d with HCB will have the correct loss but will not include DC block pads/via transition degradation**
  - Need to allocate some margin for DC blocks in COM (0.25-0.5 dB?)/VEC.
DC Blocks Loss in the Module

- Does 3.4 dB HCB/module plug loss sufficient to support a short module PCB and DC blocks?
- Following companies have ultra-broadband DC blocks with following loss property that may be suitable for optical module DC blocks
  - Vendor A offer RF/Microwave ceramic 0.1 μF in 0201 size with loss of <0.6 dB up to 60 GHz
  - Vendor B offers silicon 0.047 μF in 0201 with loss of 0.3 dB up to 60 GHz
  - Vendor C offer ceramic 0.1 μF in 0201 and 0402 size with loss of <0.5 dB up to 50 GHz
- Capacitors suppliers above offer specialized broadband DC blocks for optical modules
  - Based on the above 3 suppliers offering DC blocks estimated loss for 802.3dj PMDs is < 0.6 dB up to Nyquist frequency
  - Some of the capacitors offered operate up to 110 GHz
  - Increasing low frequency corner frequency above 50 kHz (require 0.1 μF) increases supply option and may allow using smaller capacitor sizes.
AUI Bottom-Up Analysis with Package Class A and B

- Updated bottom-up analysis include PKG A (0.15 dB/mm) with updated package type B loss (0.195 dB/mm) per benartsi_3dj_01_2311
  - Previously extracted package type B loss was 0.21 dB/mm
  - 1 dB excess via loss is added on top of weaver_3dj_elec_01_230831 1.4 dB/in channel loss @80 °C for > 3 mm vias
  - With 30 dB bump-bump loss PKG A support 12” of PCB and PKG B supports 10.6” of PCB
  - Proposed common AUI application for all front pluggable TP0b-TP1b loss ≤30 dB.
AUI C2M at 30 dB Bump-Bump Loss has Greater Reach than CL120G

- AUI C2M at 30 dB on 45 mm package supports ~12.0” with PKG A and ~10.6” with PKG B
  - With modest care avoiding to connect longest PCB and package trace 12+ inches is feasible!

AUI, A. Ghiasi et. al.
IEEE 802.3dj Nov 2023 Plenary
Unless the 100G Channels Improve the 200G AUI Link Would be Too Power Hungary!

COM analysis indicates

- Steep penalty beyond 30 dB bump to bump loss with COM failing
- At 30 dB the AUI equalizer can be 24-30 taps FFE+1T DFE
- Pushing the loss to 32-36 dB would require 60-120 taps FFE+1T DFE and MLSE
- For number of kareti_3dj_01_2309 channels (black open triangle) there is no conventional equalizer solution unless these channels improve
  - kareti_3dj_01_2309 channels up to 30 GHz have much higher ILD compared to lim_3ck_02_0719 100G channel!

IEEE P802.3dj 200 Gb/s, 400 Gb/s, 800 Gb/s, and 1.6 Tb/s Ethernet Task Force

For this set of data, DER=2.5e-5 and eta0=1.25e-8 V²/GHz
The takeaway is that a lot of channels comfortably exceed 3 dB COM with 24 taps or less
Increasing number of taps to 120 doesn’t make 33 to 36 dB loss channels pass
AUI C2M Application Reference Model

- **AUI C2M total loss for DJ proposed to be from TP0b(bump) -TP1a**
  - Recommend to use TP0d for host ASIC Tx bump and TP1b for HCB output test point
  - Recommend to use TP5d for host ASIC Rx bump and TP4b for HCB input test point
  - Max TP0-TP1d (TP4d-TP5) including two vias ≤ 23.25 dB (package A) and ≤ 21.25 dB (package B)
    - CL120G 100G-AUI equivalent loss defined to be ≤ 16 dB
  - C2M max bump-bump TP0d -TP1d (TP4d-TP5d) loss ≤ 30 dB at 53.125 GHz.
Summary

- Proposed AUI C2M with max bump-bump loss of 30 dB on 45 mm package trace supports 12” of PCB with PKG A and 10.6” with PKG B assuming worst PCB-PKG pair combination
  - At 30 dB bump-bump the DJ C2M AUI will provide greater PCB length than CK CL 120G
  - AUI C2M at 30 allow increasing PCB traces beyond 12” with modest pairing of PKG traces with PCB traces
  - Assumed package type A loss is 6.75 dB and for Type B 8.75 dB [lusted_3dj_04_2309] assume (6 dB for Type A and 9 dB for Type B)

- Proposed AUI C2M to have max bump-bump loss of ≤30 dB
  - Informative C2M loss specifications from TP0d-TP1d and TP4d-TP5d with a loss of ≤30 dB

- Pushing the C2M AUI loss to 36 dB with about an order of magnitude lower BER than KR then for all practical purpose the C2M SerDes technology is the same as 40 dB KR
  - [mellitz_3dj_elec_01_231026] data show that there is no solution for many of the 32-36 dB channels

- Back up slide show 32 dB budget extending host PCB to 12” with package B (8.75 dB) so there is no reason to go beyond 32 dB!
Based on 32 dB channel assuming CDR die direct attach to HDI board

- 1 dB excess via loss is added on top of [weaver_3dj_elec_01_230831](http://example.com/docs/weaver_3dj_elec_01_230831) 1.4 dB/in channel loss @80 °C for > 3 mm vias
- With 32 dB bump-bump loss PKG A support 13.5” of PCB and PKG B supports 12” of PCB
- 32 dB loss budget supports 12” of host PCB over worst case package B (45 mm @ high temp) so there is no justification to push the loss to 36 dB!

<table>
<thead>
<tr>
<th>Loss Parameters @ 53 GHz</th>
<th>Host1 with PKG A</th>
<th>Host2 with PKG B</th>
<th>Length or # PKG A</th>
<th>Length or # PKG B</th>
<th>AUI Conventional PCB PKG A</th>
<th>AUI Conventional PCB PKG B</th>
<th>AUI Cabled Host PKG A</th>
<th>AUI Cabled Host PKG B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Host PCB Loss (dB/in)</td>
<td>1.4</td>
<td>1.4</td>
<td>13.5</td>
<td>12</td>
<td>18.9</td>
<td>16.8</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Cabled Host PCB Loss (dB/in)</td>
<td>1.4</td>
<td>1.4</td>
<td>2</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>2.8</td>
<td>2.8</td>
</tr>
<tr>
<td>Cable Loss (dB/in)</td>
<td>0.3</td>
<td>1.5</td>
<td>18</td>
<td>18</td>
<td>NA</td>
<td>NA</td>
<td>5.4</td>
<td>5.4</td>
</tr>
<tr>
<td>Plug Board/PIC/HCB Loss (dB/in)</td>
<td>1.55</td>
<td>1.55</td>
<td>2.2</td>
<td>2.2</td>
<td>3.41</td>
<td>3.41</td>
<td>3.41</td>
<td>3.41</td>
</tr>
<tr>
<td>AUI Connector Loss (dB)</td>
<td>2</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Excess Host Via Loss (dB)</td>
<td>1</td>
<td>1</td>
<td>NA</td>
<td>NA</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Host Package Loss (dB/mm)</td>
<td>0.15</td>
<td>0.195</td>
<td>45</td>
<td>45</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Host PKG Mode Con. Loss (dB)</td>
<td>0</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>CDR Package Loss (dB/mm)</td>
<td>0</td>
<td>0</td>
<td>10</td>
<td>10</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>CDR PKG Mode Con. Loss (dB)</td>
<td>0</td>
<td>0</td>
<td>NA</td>
<td>NA</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Total Host PKG Loss (dB)</td>
<td></td>
<td></td>
<td>6.75</td>
<td>8.775</td>
<td>6.75</td>
<td>8.775</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total CDR PKG Loss (dB)</td>
<td></td>
<td></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>TGA Connector Loss (dB)</td>
<td>0.3</td>
<td>0.3</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>0.3</td>
<td>0.3</td>
</tr>
<tr>
<td>Socket Loss (dB)</td>
<td>0.2</td>
<td>0.2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>0.2</td>
<td>0.2</td>
</tr>
<tr>
<td>TP0-TP1a Loss (dB)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>25.31</td>
<td>23.21</td>
<td>15.11</td>
<td>15.11</td>
</tr>
<tr>
<td>Bump-TP1a* (dB)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>32.06</td>
<td>31.985</td>
<td>21.86</td>
<td>23.885</td>
</tr>
<tr>
<td>Bump-Bump Loss (dB)</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>32.06</td>
<td>31.985</td>
<td>21.86</td>
<td>23.885</td>
</tr>
</tbody>
</table>

* TP1a=TP1d since there is no CDR package.