

The Case for 36 dB C2M Insertion Loss at 200G

Pirooz Tooyserkani, Upen Reddy Kareti, Yi Tang

November 12-16, 2023

IEEE P802.3dj Task Force, November 2023

List of Supporters

- Samuel Kocsis, Amphenol
- Valery Kugel, Juniper Networks
- Brian Welch, Cisco Systems
- Nathan Tracy, TE Connectivity
- Megha Shanbhag, TE Connectivity
- Liav Ben-Artsi, Marvell
- Phil Sun, Credo
- Kapil Shrikhande, Marvell

Higher Bandwidth System Requirement

- AI/ML is the driving force behind the push for higher bandwidth Ethernet Switch systems, hence next step is 200G/lane
- Advances in Silicon is now hitting 102.4T bandwidth doubling the current 51.2T switch capacity
 - A 51.2T system is comprised of 512 SerDes with 64x 800GE front panel ports
 - At 102.4T the radix stays the same but the speed doubles to 64x 1.6T per port
 - Rack density for AI/ML cluster is a strong market priority and maintaining 2RU is a strong market need

2RU 64-port switch: A crucial application requiring optimal support

Building a 64 port 2RU Switch - options

- Single ASIC in a fixed box fanning out 512 SerDes to the front panel ports
- Option 1:
 - Fully PCB routed (preferred due to cost) requires 36 dB C2M IL for 200G
- Option 2:
 - Fully PCB routed up to 32 dB channels, cabled interfaces to remaining ports
- VLC is not considered here due to rack density requirements (4RU minimum)



64x1600G cages (e.g. QSFP-DD1600)



Retimers

- 102.4T Systems must be significantly better than 51.2T system from thermal and power consumption perspective
 - End-user overall power consumption limitations must be taken care of due to facility limitations and green initiatives
 - Doubling the data rate limits the reaches using reasonably low-power SerDes architecture
 - Thermal aspect of the design is becoming very difficult with respect to system cooling solutions and is also a burden on overall system power consumption higher fan speed
- Use of retimers -
 - Total system power consumption
 - System thermals is negatively affected by addition of retimers
 - Real estate retimers require POLs, power filtering, heat sink and mounting holes which limits the PCB area usability

102.4T - Implementation design study



Hybrid PCB and Cabled Solution

- Supporting 32 dB channel loss requires a hybrid solution
- This means 2/3 or 42 can be PCB routed and 1/3 or 22 ports require cable
- However, the hybrid solution does come with the following issues that needs to be addressed:
 - PCB Skew of P/N is fixed and does not vary much (temperature) after fabrication, but cable skew may vary from assembly to assembly due to bend/twist and temperature
 - Assembly complexity is a disadvantage of cabled solutions

Challenges with Cabled Host

- At 100G with cabled ports, we see evidence that P/N skew is causing problems. At 200G we expect it to be much more severe
- Cable skew can occur during manufacturing (tolerance) or during installation of the cable (cable twist/bend) – It is important to limit cable skew to a reasonable value, including temperature impact and it is Important to limit the variability of cable skew for systems once deployed
- Skew leads to pulse shrinkage, increases insertion loss in the channel, and degrades the SNR
- The negative effects of P/N skew are currently observed in cabled hosts operating at 100G per lane
- While the impact can be mitigated at 100G, it is expected to worsen with the transition to 200G (UI of 9.4ps)
- A more detailed explanation of the impact of skew will be provided in a future presentation

Cable Frequency Domain Measurements

- Performance of multiple cables was measured in the frequency domain under various realistic conditions
- Significant skews were detected in straight cables provided by multiple cable suppliers
- Skew intensifies when the cables are twisted or bent
- Increased insertion loss as a consequence of skew

Note: the data shown is for 100G cable, 200G cable data - TBD

IEEE P802.3dj Task Force, November 2023

··|··|· cisco

Find Paths to **Both** Implementations

PCB Implementation: max **36 dB IL** (manageable PCB routing skew)

Cabled/Hybrid Implementation: max 32 dB IL (with **Undeterministic cable skew**)

- Must support both PCB routed design, and cabled host systems
- 2x1 stacked connector design is needed for both cases
- Cabled ports are needed for flexibility in system design and implementation

36 dB Routed vs. 32 dB Cabled

- Complexity Comparison:
 - Despite the challenge posed by a 36 dB C2M equalizer, its complexity maybe comparable to a 32 dB equalizer designed to handle high cable skew
- Additional Loss from Cable Skew:
 - A 32 dB channel with cable skew incurs an effective additional insertion loss, necessitating the use of a 32+ dB equalizer to compensate for the loss and ensure the preservation of signal integrity
- Manageable Skew in PCB:
 - Skew in PCB can be effectively managed, providing more predictable performance. In contrast, cabled solutions have more complicated skew mechanisms, which needs to be addressed
- Advantages of PCB Routed Front Panel:
 - A PCB routed front panel offers several benefits, including lower cost, improved thermal performance, and reduced assembly complexity, when compared to a hybrid solution
- Advantages of Cabled Host:
- Cabled host provides lower loss compared to PCB routed board and reduced in route density
 (skew managed)

Find Paths to **Both** Implementations

The RX equalization capabilities required for both 36dB PCB and 32dB Cabled C2M channels are similar

Available Tools & Ongoing Studies:

- Reduction of noise (eta_0)
- Increase of taps and equalizer reach (UI)
- CDR sampling point optimization
- Relaxation of tap limits
- MLSE

12

Conclusions and next step

- A crucial application: 2RU 64 ports switch
 - Ensuring consistent performance and supporting high-volume manufacturing is critical
 - Economic, power and performance considerations require PCB routed solution
 - Standardization shall support both PCB and cabled host implementations
- Call to action:
 - Collective efforts to enable both PCB and cabled implementations
 - Insertion loss: a minimum of 36dB C2M, must be analyzed in tandem with power optimization
 - Skew: study and establish the skew limit
 - 2x1 stacked connector: meeting SI performance requirements

Table 93A-1 parameters				I/O control				Table 93A–3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units	
fb	106.25	GBd		DISPLAY WINDOW	1	logical	package tl gamma0 a1 a2	[0 0.0008455 0.000340225]		
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	0.00644805	ns/mm	
Delta_f	0.01	GHz		RESULT_DIR	.\results\C2M_B_{date}\		package_Z_c	[92 92 ; 70 70; 80 80; 100 100]	Ohm	
C_d	[0.4e-4 0.9e-4 1.1e-4;0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical				
L_s	[0.13 0.15 0.14; 0.13 0.15 0.14]	nH	[TX RX]	Port Order	[1324]		Parameter	Setting		
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	C2M_B		board_tl_gamma0_a1_a2	[0 6.44084e-4 3.6036e-05]	1.5 db/in @ 56G	
z_p select	[12]		[test cases to run]	COM_CONTRIBUTION	0	logical	board_tl_tau	5.790E-03	ns/mm	
z_p (TX)	111111111;111111111111111111;	mm	[test cases]		Operational		board_Z_c	100	Ohm	
z_p (NEXT)	00000000000000; 00000000000000000000000	mm	[test cases]	ERL Pass threshold	9.7	dB	z_bp (TX)	125	mm	
z_p (FEXT)	111111111;111111111111111111;	mm	[test cases]	COM Pass threshold	3	db	z_bp (NEXT)	0	mm	
z_p (RX)	000000000000000; 0000000000000000000000	mm	[test cases]	VEC Pass threshold	10.69073041	db	z_bp (FEXT)	125	mm	
PKG_Tx_FFE_preset	0			DER_0	2.67E-05		z_bp (RX)	0	mm	
С_р	[0.5e-4 0.5e-4]	nF	[TX RX]	T_r	4.00E-03	ns	C_0	[0.2e-4 0]	nF	
R_0	50	Ohm		FORCE_TR	1	logical	C_1	[0.2e-4 0]	nF	
R_d	[50 50]	Ohm	[TX RX]	PMD_type	C2Mcom		Include PCB	0	logical	
A_v	0.5	V	vp/vf=	EW	1					
A_fe	0.5	V	vp/vf=		TDR and ERL options	_				
A_ne	0.5	V		TDR	1	logical	S	eletions (rectangle, gaussian, dual_raylei	gh,triangle	
L	4			ERL	1	logical	Histogram_Window_Weight	gaussian	selection	
M	32			ERL_ONLY	0	logical	Qr	0.02	UI	
	filter and Eq		1	TR_TDR	0.01	ns				
f_r	0.75	*fb		N	2000					
c(0)	0.54		min	TDR_Butterworth	1	logical		ICN parameters		
c(-1)	[-0.4:0.02:-0.3]	[-0.4:0.02:0]	[min:step:max]	beta_x	0		<u>t_v</u>	0.594	Fb	
c(-2)	[0:0.02:0.04]	[0:0.02:0.2]	[min:step:max]	rho_x	0.618		t_t	0.594	Fb	
c(-3)	[-0.04:0.02:0]	[-0.04:0.02:0]	[min:step:max]	IDR_W_IXPKG	0		t_n	0.594	Fb	
C(-4)	[-0.02:0.02:0.04]	0.02:0.02:0.02	[min:step:max]	N_DX	0	UI	<u>t_2</u>	/9.688	GHž	
C(1)	[-0.04:0.02:0.04]	-0.12:0.02:0.04	[min:step:max]	Tixture delay time	[00]		A_ft	0.450	V	
N_D	1	UI	A = / -166 = 1	Tukey_window			A_nt	0.450	v	
D_max(1)	[0.2.0.2*ener(1.22)]		As/dffe2 N h	sigma DI	Noise, jitter	1 10		Elasting Tan Control		
D_IIIdX(2N-D)	[0.3 0.2 Offes(1,22)]		As/dife2N_D	sigilia_RJ	0.01	01	N ha	Floating Tap Control	0.1.2 or 2 groups	
D_mm(1)	0		As/unei	A_DD	6.005.00		N_bg		tans par group	
0_11111(214-0)	[-0.2 - 0.2 Offes(1,22)]	dP	[min:ston:max]		22	dP	N_DI	120	Lil span for floating tans	
<u>5_</u> DC	(-20.1.0)	GH7	[mm.step.max]	P IM	0.95	ць	hmayg	0.2	may DEE value for floating taps	
f n1	42.5	GHz		11-2022 Ben Artsi pkg	oif2022.065.02		B float BSS MAX	0.2	res tail tan limit	
f_p1	106.25	GHz		highlighted are under re-co	nsideration	-	N tail start	61	(III) start of tail tans limit	
	[-6:1:0]	0112	[min:sten:max]				in_tan_start			
f HP PZ	1.328125	GHz	[MLSE	1			Receiver testing		
Butterworth	1	logical	include in fr	mee			RX CALIBRATION	0	logical	
Raised Cosine	0	logical	include in fr	AC CM RMS	0		Sigma BBN step	5.00E-03	V	
RC Start	6.70E+10	Hz	start freg for RCos						-	
RC end	7.97E+10	Hz	end freg for RCos							
_				1.25E-08						
ffe pre tap len	4	UI								
ffe post tap len	80	UI								
ffe tap step size	0				Batch control options					
ffe main cursor min	0			BATCH RUN	1	logical			i	
ffe pre tap1 max	0.7			CHANNEL DIR	\Channels\All\					
ffe post tap1 max	0.7				, , , , ,				1	
ffe tapn max	0.7									
ffe backoff	0									
_							i	i	i	
Sample adjustment	[0 0]	phase			Values of parameters in the highlighted fields are being assessed.					
ts_anchor	0									

Thank you!