200G/L Technical Feasibility

Brian Welch (Cisco)

Vasu Parthasarathy (Broadcom)

Contributors and Supporters

- Dirk Lutz (Eoptolink)
- Mark Gustlin (Cisco)
- Jim Theodoras (HG Genuine)
- Piers Dawe (Nvidia)
- John Johnson (Broadcom)
- Vishnu Balan (Nvidia)
- Zvi Rechtman (Nvidia)
- Craig Thompson (Nvidia)

• Sridhar Ramesh (Maxlinear)

Intentions

- Intent of this presentation is to explore (and hopefully establish) technical feasibility for 200G/L IMDD at 500m and 2km.
 - Exploration includes technical feasibility of both FECo and FECi.
- 10km is not considered except as a point of comparison for 500m and 2km.
 - Although it is likely that much of the work here would indirectly bolster confidence in 10km performance.

Overview

- Chapter I: Comparisons between 200G/L proposals
 - How do the proposed requirements compare across different 200G/L IMDD proposals?
- Chapter II: History of 100G/L
 - What were expectations of 100G/L when we adopted baselines?
 - How did 100G/L mature as products came to market?
- Chapter III: 200G/L measurements and analyses
 - What do 200G/L measurements say today?
 - How does this compare to 100G/L at the same point in task force?

Chapter I

Comparisons between 200G/L proposals


Comparisons between 200G/L proposals

- Optical performance requirements, for transmitter and receiver, generally get more stringent for longer reach standards. This is a function of:
 - Increased fiber plant loss and penalties
 - Mux/Demux loss for multi-wavelength solutions
- Taken together, the difference in optical requirements for 10km, 2km, and 500m proposal is considerable.
 - Up to 4.6 dB difference in receiver sensitivity specifications
 - Up to 3.7 dB difference in transmitter OMA specifications


FR4/LR4 assumes 2dB loss for CWDM/LWDM Mux and Demux

Compares baseline proposals from September Task Force Meeting

Comparisons between 200G/L proposals



What does this show?



Comparisons between 200G/L proposals

- Presently, the same FECi is proposed for all 200G/L PMD types.
 - The FECi SD net coding gain has been indicated to be around 1.5 dB (parthasarathy 3dj 01 2303.pdf)
- For reaches less than 10km, the relative relaxation in the receiver sensitivity (Rx Sens.) and link budget exceeds the additional 1.5 dB coding gain of the FECi.

800G-LR4 vs	Rx Sens difference (dB)	Overall Link budget difference (TP2-TP3) [dB]
800G-FR4	~2.3	2.9
800G-DR4-2	~4.0	7
800G-DR4	~4.6	8.3

 Technical feasibility for 800G-LR4 with FECi indicates technical feasibility probable for all other 200G/L PMD types likely with FECo

Chapter II


History of 100G/L

History of 100G/L

- Baseline for 400GBASE-DR4 (first 100G/L standard) was adopted in July 2015
- Prior to adoption measurement results had been shared in way 3bs 01a 0115.pdf and conroy 3bs 01b 0515.pdf
- Measurements showed ~ 2-3 dB of sensitivity margin, ~1 decade of BER margin (see next slide)
 - Margin measured to unstressed sensitivity value; stressed margin would be higher.
- Considerable improvements in sensitivity and BER were achieved with production modules (following slides).

Evolution of 100G/L: Pre-Standard (2015)

56 → 51.5625Gbaud: Receiver Sensitivity Improvement



Baud rate = 56Gbaud or 51.5625Gbaud DAC 3dB BW=16.5GHz, 2nd order Bessel for

TX linear AMP BW=30GHz

EML BW=32GHz

SNR before E/O =22.5dB, ER=6dB

RIN=-145dB/Hz

RX input noise density=30pA/Hz^(1/2)

PD+TIA BW=32GHz, PD responsivity=0.75, 4000hm transimpedance

5th-order Bessel approximation of Tx amp, E/O, PD+TIA

5 bits A/D ENOB, 5th order Bessel A/D, 20GHz BW A/D

19 taps pre-correction T-spaced, 21-taps FFE Rx T/2-spaced

Receiver sensitivity improved by 1.2dB @ BER=2.1e-4 when the baud rate is lowered from 56 to 51.5625Gbaud

NeePhotonics




IEEE P802.3dj 200 Gb/s, 400 Gb/s, 800 Gb/s, and 1.6 Tb/s Ethernet Task Force

6

Measured BER vs. RX AOP – MZM 1550nm RX AOP Range (-2dBm to -6dBm)

Er = 5.5dB Measure @1/4BR



Noise Density = 30pA, CD = 34ps/nm and Baud Rate = 60GB


IEEE 802.3bs Task Force May 2015

conroy 3bs 01b 0515.pdf


Evolution of 100G/L: Early 400G-DR4 Production

400G-DR4 (2020)

2x400G-DR4 (2022)




Evolution of 100G/L: Early 400G-FR4 Production



Data from LightCounting Sept 2023 Report Note: LightCounting reports do not break out 800G-DR8 and 800G-DR4 volumes separately. Here all 800G module volume is assumed 800G-DR8.

100G/L Technology & Market Evolution



Learnings from 100G/L


- At the time of first baseline adoption at 100G/L, there were few experimental results, and those that did exist showed little margin.
- Since that time margin has expanded rapidly, with over 6 dB & 6 decades of margin in more recent 100G/L optical modules
- Majority of the 100G/L market yet to come

Chapter III

200G/L measurements and analyses


Evolution of 200G/L: Pre-Standard (Feb 2023)

- Earliest results showed feasibility
- Lab bench results consistent with pre-standard 100G/L experiments
- Narrow margins to error floors



Evolution of 200G/L: Updated Pre-Standard (Nov 2023)

Early results from production-grade module with 8x100G to 4x200G DSP. Based on Monolithic 5nm CMOS (BCM85821* and BCM85822*)



Test Setup: FECi

*<u>https://www.broadcom.com/company/news/product-releases/61436</u>


Test Setup: FECo

Evolution of 200G/L: Updated Pre-Standard (Nov 2023)

- <u>https://www.broadcom.com/company/news/product-releases/61436</u>
- Two separate module designs: Integrated Laser Driver (ILD) and External Laser Driver (ELD)
 - EML based module
 - Code/rate compliant to the IEEE standard
- Ten-minute evaluation in loopback condition at both 212.5 and 226.875Gbps
 - To arrive at performance limits: a) No crosstalk (single lane traffic) b) Room temperature c) Default OMA d) 11 tap TXFIR optimized for BER (while still getting acceptable TDECQ) e) Optical side only (no electrical interface) f) Single module result (randomly picked)

227 Hamming DeInterleaver KP4								
Module Type	Rate	PreHamming BER	preKP4 BER	Max KP4 correction				
ELD	212.5	n/a	8e-9	3				
ELD	226.875	< 3e-6	1.5e-11	2				
ILD	212.5	n/a	2e-9	2				
ILD	226.875	<3e-6	7e-12	2				

Evolution of 200G/L: Updated Pre-Standard (Nov 2023)



Power evaluation

- pj/bit results were in line with design targets
- Per optical lane power comparison: P_{212.5G} approximately 20% lower than P_{226.875G}


Investigated possible low latency modes with ELD


Rate	preKP4 BER	Max KP4 correction	Max KP4 correction (CI bypass)
212.5	7.98e-9	3	NA
226.875	1.46e-11	2	4*


*Note – About 2.5-3x increase in KP4 corrected bins was observed at higher preKP4 BER's (~e-6/e-7) when CI is bypassed

Detailed Test Results

KP4FEC											
8E-009 BER 7E-009 -	anngnatun fannan an Granan an a										
6E-009 -											
5E-009 -											
4E-009 -			•••								
JECO with ELD											
2E-009 - 1E-009 -											
											1E-009 -
0E+000											
	100.0	200.0	300.0 T	400.0 Time (sec)		500.0	600.0	700.0			
0E+000	100.0	200.0			647	,					
0E+000			Т	ime (sec)		500.0	600.0	653			
0E+000 1 0.0	639	641	T 643	ime (sec) 645	647	649	600.0	653 7.98E-00			
• preFEC ber • postFEC ber	639 7.98E-009	641 7.98E-009	643 7.98E-009	ime (sec) 645 7.98E-009	647 7.98E-009	500.0 649 7.98E-009	600.0 651 7.98E-009	653 7.98E-00 0.00E+000			
• preFEC ber • postFEC ber	639 7.98E-009 0.00E+000	641 7.98E-009 0.00E+000	T 643 7.98E-009 0.00E+000	ime (sec) 645 7.98E-009 0.00E+000	647 7.98E-009 0.00E+000	649 7.98E-009 0.00E+000	600.0 651 7.98E-009 0.00E+000	700.0 653 7.98E-00 0.00E+00 25483474306.0			
● preFEC ber ● postFEC ber ● postFEC ber ● frame_cnt	639 7.98E-009 0.00E+000 24936947910.00	641 7.98E-009 0.00E+000 25014536674.00	T 643 7.98E-009 0.00E+000 25092977534.00	ime (sec) 645 7.98E-009 0.00E+000 25171085888.00	647 7.98E-009 0.00E+000 25248797624.00	649 7.98E-009 0.00E+000 25327113638.00	600.0 651 7.98E-009 0.00E+000 25405185794.00	700.0 653 7.98E-00 0.00E+00 25483474306.0 0.0			
0E+000 0.0 • preFEC ber • postFEC ber • frame_cnt • uncorr_cnt	639 7.98E-009 0.00E+000 24936947910.00 0.00	641 7.98E-009 0.00E+000 25014536674.00 0.00	T 643 7.98E-009 0.00E+000 25092977534.00 0.00	ime (sec) 645 7.98E-009 0.00E+000 25171085888.00 0.00	647 7.98E-009 0.00E+000 25248797624.00 0.00	649 7.98E-009 0.00E+000 25327113638.00 0.00	600.0 651 7.98E-009 0.00E+000 25405185794.00 0.00	700.0 653 7.98E-009 0.00E+000 25483474306.00 0.00 515446.00			
• preFEC ber • preFEC ber • postFEC ber • frame_cnt • uncorr_ont • bits_corr_cnt0	639 7.98E-009 0.00E+000 24936947910.00 0.00 504391.00	641 7.98E-009 0.00E+000 25014536674.00 0.00 505969.00	T 643 7.98E-009 0.00E+000 25092977534.00 0.00 507610.00	Time (sec) 645 7.98E-009 0.00E+000 25171085888.00 0.00 509141.00	647 7.98E-009 0.00E+000 25248797624.00 0.00 510701.00	649 7.98E-009 0.00E+000 25327113638.00 0.00 512297.00	600.0 651 7.98E-009 0.00E+000 25405185794.00 0.00 513893.00	700.0 653 7.98E-009 0.00E+000 25483474306.00 0.00 515446.00 591026.00			
0E+000 t 0.0 • preFEC ber • postFEC ber • trame_cnt • uncorr_cnt • bits_corr_cnt0 • bits_corr_cnt1	639 7.98E-009 0.00E+000 24936947910.00 0.000 504391.00 578464.00	641 7.98E-009 0.00E+000 25014536674.00 0.00 505969.00 580279.00	T 643 7.98E-009 0.00E+000 25092977534.00 0.00 507610.00 582076.00	645 7.98E-009 0.00E+000 25171085888.00 0.00 509141.00 583833.00	647 7.98E-009 0.00E+000 25248797624.00 0.00 510701.00 585553.00	500.0 649 7.98E-009 0.00E+000 25327113638.00 0.00 512297.00 587383.00	600.0 651 7.98E-009 0.00E+000 25405185794.00 0.00 513893.00 589215.00	700.0 653 7.98E-00 0.00E+00 25483474306.0 0.00 515446.0 591026.0 25482367901.0			
0E+000 0.0 0.0 • preFEC ber • postFEC ber • frame_cnt • uncorr_cnt • bits_corr_cnt0 • bits_corr_cnt1 • frames_err_cnt0	639 7.98E-009 0.00E+000 24936947910.00 0.00 504391.00 578464.00 24935865121.00	641 7.98E-009 0.00E+000 25014536674.00 0.00 505989.00 580279.00 25013450492.00	T 643 7.98E-009 0.00E+000 25092977534.00 0.00 507610.00 582076.00 25091887914.00	Time (sec) 645 7.98E-009 0.00E+000 25171085888.00 0.00 509141.00 583833.00 25169992980.00	647 7.98E-009 0.00E+000 25248797624.00 0.00 510701.00 585553.00 25247701437.00	500.0 649 7.98E-009 0.00E+000 25327113638.00 0.00 512297.00 587383.00 25326014025.00	600.0 651 7.98E-009 0.00E+000 25405185794.00 0.00 513893.00 589215.00 25404082753.00	700.0			







Transmitter Testing


800G-DR4 (ILD)


212G (FECo)

227G (FECi)



2x800G-FR4 (ELD)





800G DR4 self loopback

Provided by Dirk Lutz (Eoptolink)

Four Channel Testing

Pattern Gen/Check

800GAUI-8 EVB+B

EVB+BERT

800G OSFP DR4

Time Of Duration:	2706				Stop Time:	2023/9/25 17:35:23			
		CARL MODE 2000	CARL MODE 2000	CARL MODE 200C	Time Of Duration:	13			
FUNC MODE:	CAPI_MODE_200G	CAPI_MODE_200G	CAPI_MODE_200G	CAPI_MODE_200G	FUNC MODE:	CAPI_MODE_200G	CAPI_MODE_200G	CAPI_MODE_200G	CAPI_MODE_200G
FEC MODE:	CAPI_FEC_CLIENT	CAPI_FEC_CLIENT	CAPI_FEC_CLIENT	CAPI_FEC_CLIENT	FEC MODE:	CAPI_FEC_CLIENT	CAPI_FEC_CLIENT	CAPI_FEC_CLIENT	CAPI_FEC_CLIENT
FEC TYPE_CLIENT:	FEC_TYPE_RS544	FEC_TYPE_RS544	FEC_TYPE_RS544	FEC_TYPE_RS544	FEC TYPE_CLIENT:	FEC_TYPE_RS544	FEC_TYPE_RS544	FEC_TYPE_RS544	FEC_TYPE_RS544
Global LOS State:	LOSD	LOSD	LOSD	LOSD	Global LOS State:	LOSD	LOSD	LOSD	LOSD
Global LOL State:	Locked	Locked	Locked	Locked	Global LOL State:	Locked	Locked	Locked	Locked
PRBS LOL State:	Locked	Locked	Locked	Locked	PRBS LOL State:	Locked	Locked	Locked	Locked
Pre-fec BER:	6.033247E-7	3.966538E-7	3.882661E-7	4.820284E-7	Pre-fec BER:	1.473147E-8	1.232794E-9	1.055129E-9	2.004074E-9
Post-fec BER:	0.000000E+0	0.000000E+0	0.000000E+0	0.000000E+0	Post-fec BER:	0.000000E+0	0.000000E+0	0.000000E+0	0.000000E+0
Projected Post-fec BER:	0.00000E+0	0.000000E+0	0.000000E+0	0.000000E+0	Projected Post-fec BER:	9.567784E-31	0.000000E+0	0.000000E+0	0.000000E+0
Total CW Received Count:	52858450339	52867143847	52869539205	52876296106	Total CW Received Count:	263429044	267971658	272497241	276981934
Total CW Corrected Count:	171144495	114222258	111098080	137811703	Total CW Corrected Count:	14192	1608	1105	2485
Total CW Uncorrected Count:	0	0	0	0	Total CW Uncorrected Count:	0	0	0	0
Total Symbol Corrected Count:	171604516	114379853	111291069	138146019	Total Symbol Corrected Count:	14500	1608	1105	2485
Total Corrected 0's Count:	30041389	56289534	14633881	68101011	Total Corrected 0's Count:	12445	986	968	1781
Total Corrected 1's Count:	141564517	58090807	96657838	70045664	Total Corrected 1's Count:	8505	797	589	1223
Total CW with 0 Symbol Corrected:	52687305844	52752921589	52758441125	52738484403	Total CW with 0 Symbol Corrected:	263414852	267970050	272496136	276979449
Total CW with 1 Symbol Corrected:	170686174	114064878	110905478	137479140	Total CW with 1 Symbol Corrected:	13906	1608	1105	2485
Total CW with 2 Symbol Corrected:	456647	157165	192215	330816	Total CW with 2 Symbol Corrected:	265	0	0	0
Total CW with 3 Symbol Corrected:	1648	215	387	1741	Total CW with 3 Symbol Corrected:	20	0	0	0
Total CW with 4 Symbol Corrected:	26	0	0	6	Total CW with 4 Symbol Corrected:	1	0	0	0
Total CW with 5 Symbol Corrected:	0	0	0	0	Total CW with 5 Symbol Corrected:	0	0	0	0
Total CW with 6 Symbol Corrected:	0	0	0	0	Total CW with 6 Symbol Corrected:	0	0	0	0
Total CW with 7 Symbol Corrected:	0	0	0	0	Total CW with 7 Symbol Corrected:	0	0	0	0
Total CW with 8 Symbol Corrected:	0	0	0	0	Total CW with 8 Symbol Corrected:	0	0	0	0
Total CW with 9 Symbol Corrected:	0	0	0	0	Total CW with 9 Symbol Corrected:	0	0	0	0
Total CW with 10 Symbol Corrected:		0	0	0	Total CW with 10 Symbol Corrected:	0	0	0	0
Total CW with 11 Symbol Corrected:		0	0	0	<				

800G OSFP DR4 BER result without Inner-FEC

800G OSFP DR4 BER result with Inner-FEC

Only FECo performance available at time of publication

Module in Switch Testing

800G OSFP DR4 test results on TH5 port with self-loopback and without inner FEC enable (212G):


==== 88 : 8.97e-D7 90 : 6.08e-D7 91 : 3.76e-D7 92 : 3.81e-D7

	BCH.D> dsh -c "phydiag 88,90,91,92 fdrstat count port 88: Collecting Data			port 91: Collecting Data FDR start to collect data timestamp: 6794.8380	698496 sec	
	FDR start to collect data timestamp: 6794.838646	0/84 sec		FDR end to collect data timestamp: 6844.829282	2304 sec	2
	FDR end to collect data timestamp: 6844.82923084	48 Sec		Number of Uncorrected codewords:	0	0
	Number of Uncorrected codewords:	000000405030	000547004	Number of codewords:	28900425543	390547014
	Number of codewords:	28900425372	390547034	Symbol errors:	73749323	1040746
	Symbol errors:	153702405	2098217	code words err SD:	28826893043	389509531
	code words err SD:	28747247865	388455987	code words err S1:	73316337	1034246
	code words err S1:	152653797	2083894	code words err S2:	214866	3230
	code words err S2:	521823	7129	code words err S3:	1070	14
	code words err S3:	1642	22	code µords err S4:	11	0
	code words err S4:	9	٥	code µords err S5:	٥	0
	code words err S5:	Q	٥	code words err S6:	Ō	٥
	code words err S6:	0	٥	code words err S7:	ō	Ō
	code words err S7:	٥	٥	code words err S8:	Ō	Ō
	code words err S8:	٥	٥	code words err S9:	ā	ñ
	code words err S9:	٥	٥	code words err S10:	ñ	ñ
	code words err S10:	٥	٥	code words err S11:	ň	Ő
	code words err S11:	٥	٥	code words err S12:	ň	ñ
	code words err S12:	٥	٥	code words err S13:	ň	ñ
	code words err S13:	٥	٥	code words err S14:	ň	ň
	code µords err S14:	٥	٥	code words err S15:	ň	ň
	code words err S15:	٥	٥	code words err S16:	ň	ñ
	code words err S16:	٥	٥	port 92: Collecting Data	6	8
	port 90: Collecting Data			FDR start to collect data timestamp: 6794.838	724864 sec	
	FDR start to collect data timestamp: 6794.838673			FDR end to collect data timestamp: 6794.6367	7648 soc	
	FDR end to collect data timestamp: 6844.82925721	16 sec		Number of Uncorrected codewords:	1040 Sec []	n
	Number of Uncorrected codewords:	0	٥	Number of codewords:	28900425611	390547034
	Number of codewords:	28900425484	390547021	Symbol errors:	71825841	957093
	Symbol errors:	104825248	1452266	code words err SD:	28828737884	389591752
	code words err SD:	28795901445	389099166	code µords err so: code µords err S1:	71549902	953467
	code µords err S1:	104223216	1443458	соde µords err S1: code µords err S2:	136859	
	code words err S2:	299770	4384		736	1793
	code words err S3:	829	13	code µords err S3: code µords err S4:	/30	13
	code words err S4:	1	٥		3	U
	code words err S5:	0	٥	code words err S5:	U	U
	code words err S6:	٥	٥	code words err S6:	U	U
	code words err S7:	٥	٥	code words err S7:	U	U
	code words err S8:	٥	٥	code words err S8:	U	U
	code words err S9:	Ō	٥	code words err S9:	D	U
	code words err S10:	Ō	٥	code words err S1D:	Q	Ŭ
	code words err S11:	Ō	٥	code words err S11:	Q	Ū.
	code words err S12:	Ō	Ō	code words err \$12:	Q	0
	code words err S13:	٥	٥	code words err S13:	Q	0
	code words err S14:	Ō	0	code words err S14:	Q	0
N4	code words err S15:	0	٥	code words err S15:	Q	0
	code words err S16:	0	٥	code µords err S16:	0	0

MAX RS(544,514) = BIN4

Data from LightCounting Sept 2023 Report Note: LightCounting reports do not break out 800G-DR8 and 800G-DR4 volumes separately. Data here is compiled from 1.6T module forecasts (and faster)

200G/L Market Evolution



Summary

200G/L is Technically Feasible

- History of 100G/L suggests that rapid improvements happen in the early phases of a new speed transition
- Early production grade parts are back from fabrication and testing has begun
 - Performance is consistent with current baseline proposals.
- The initial results provide excellent confidence that 200G lanes are technically feasible with both FEC modes (FECi and FECo)
 - Initial testing of 800G-DR4 shows > 5 decades of BER margin (max KP4 BIN \leq 4)
 - Testing continues, including on 800G-FR4 modules.

END