Priority of Next Steps for P802.3dj Electrical Track

Kent Lusted, P802.3dj Electrical Track Chair, Intel Corporation
Introduction

• Significant progress on the 200G/lambda optical PMDs was made at the November 2023 Plenary meeting

• High-quality and comprehensive baseline proposals for 200G/lane electrical interfaces and electrical PHYs are urgently needed

• We need to prioritize our efforts to progress baselines in a timely manner
Priorities – Phase 1: January 2024

• AUI C2M loss target and EQ parameter values
• CR/KR EQ parameter values
• COM features for all electrical interfaces/PHYs
  • Define MLSE?
  • Define floating taps?
  • Decide which interfaces to apply them on: CR, KR, C2M, C2C?
• Electrical link training (LT): concept, interface usage, commonality
Priorities – Phase 2: March 2024

• AUI C2M transmitter and receiver compliance
  • Methodologies
  • Parameter values

• Electrical link training details: pattern, format, bit definitions, etc.

• AUI specification and measurement method: BER, CER, FLR, FEC symbol error ratio, PAM4 decision error ratio, etc.

• CR/KR transmitter and receiver compliance and CA channel test methods
Summary

• The electrical baseline effort is just beginning
  • It does not stop in January, nor March, nor May, nor...

• There are many dependencies between the different electrical interfaces and electrical PHYs
  • There will likely be departures from previous conventions

• Resolving Phase 1 priorities no later than January 2024 is vital to progress the electrical baselines