FECi interoperability test vectors

Omri Levy, Matt Brown (Alphawave Semi)

IEEE 802.3dj January 2024 Interim

IEEE P802.3dj Task Force, Jan 2024

Supporters (of this presentation)

- Vasu Parthasarathy, Broadcom
- Lenin Patra, Marvell
- Xiang He, Huawei
- Zvi Rechtman, Nvidia

Supporters (of the accompanying test vectors)

- Vasu Parthasarathy, Broadcom
- Xiang He, Huawei
- Lenin Patra, Marvell

Link to the accompanying test vectors:

https://www.ieee802.org/3/dj/public/24_01/levy_3dj_02a_2401.7z

This presentation

• Provides FECi sublayer (CL177) interoperability test vectors

Background

- The inner FEC in <u>patra_3dj_01b_2303</u> with FEC lane rate, convolutional interleaver details in <u>he_3dj_01_2307</u> was adopted in the P802.3dj March 2023 and July 2023 Plenary meetings, respectively.
- 4x RS codewords interleaving for 200GbE and 400 GbE using 200G/lane AUIs or PMDs he_3dj_02a_2307 was adopted July 2023 Interim, Motion #10
- Inner FEC Pad insertion changes of pad block from 384 bits to 1024 bits (8 Inner FEC CWs) and insertion period from 3264 CWs to 8704 CWs, including 8:1 Hamming interleaver protection for pad bits and FS content, as shown in <u>rechtman_3dj_01a_2309</u> was adopted <u>September 2023 Interim, Motion #4</u>

Interoperability test vectors and test points

- The FECi baseline includes opportunities for ambiguity and misunderstanding.
- The interoperability test vectors are used during design development to check for interoperability.
- Test vectors are given as a plain-text file for the following test points (TP1-TP6)
 - TP1 and TP6 are required for interoperability.
 - TP2-TP5 are given as a reference for debug



FECi Padding insertion process and FS

- Padding insertion process, pad structure and 48 FS bits are given as defined in rechtman 3dj 01a 2309
- 912 Padding bits were randomized and given as a reference in the padding text-file.

What the pad insertion process contains

- This diagram represent the padding insertion unit (green unit from previous slide):
- Allows the reuse of same inner code and Hamming interleaver
- PAD_i structure description on following slides

Hamming

interleave



September 2023

IEEE P802.3dj task force

Source: rechtman 3dj 01a 2309 slide 7

Pad structure (prior to encoding function)

IEEE P802.3dj task force

- Pad is 960 bits (prior to 128,120 encoder)
 - 48 bits for the Frame Sequence (FS)
 - 912 bits as padding bits (e.g. backchannel)
- 120-bit PAD_i bits per encoder (i.e. exactly inner-FEC CW)

In figure to right:

- 2-bit symbols (Hamming interleaver is 2 bits).
- Symbols 0-2 on each PAD_i are defined Frame Sequence (FS)
- Symbols 3-59 on each PAD_i contain the rest of the padding bits that can be used for backchanneling





• PAD_7[0:5]= 10 10 11

September 2023

Source: rechtman_3dj_01a_2309 slide 10

10

Hamming FEC encoder semantics



Test vectors format

- Transmission order inside a line is from left to right.
- TP1:

first

- Serial bit stream Based on PRBS31 with Polynomial x31 + x28 + 1 and start Seed 0x7fffffff
- Each line has 120 bits.



• TP2-TP4:

- Each line has 120 bits that feed each of the 8 FECi flows
- Xs at the beginning of the file means undetermined value due to CI's delays.

Flow 0	1	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Flow 1	2	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
:	3	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	4	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	5	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	6	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
	7	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Flow 7	8	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Flow 0	9	***************************************
	10	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx

- TP5:
 - Same as TP2-TP4 only with 128 bits per line after encoding.
- TP6:
 - Single output serial bits stream after line interleaver.
 - 128b per line.
 - Xs at the beginning of the file means undetermined value due to Cl's delays.

last

Test vectors folder content

- Plain text files for reference
 - Hamming (128,120) generator matrix
 - Padding content text file 960 pad bits.
- TP1 serial input bit stream
- Vectors cover 3 frames:
 - 8704x3 CWs before padding. (TP1, TP2. TP3)
 - 8712x3 CWs including padding. (TP4, TP5. TP6)
 - Parity bits are added by the Hamming encoders
- Separate set of vectors is given per CI delay, considering D=4 as defined in <u>he_3dj_01_2307</u>

200G/lane Common Convolutional Interleaver Design for 200G/400G/800G/1.6TbE

- An universal 200G/lane convolutional interleaver is proposed for different MACs to unify the processing
 - If 4x RS CWs interleaving in the PMA proposal is adopted, the convolutional interleaver logics will be further shared among all the MACs .
- For latency sensitive applications, convolutional interleaver can be bypassed.



Rate	d (RS symbol)	Р	Q	Depth	Latency ns	FEC_I Lane Rate
1.6TE	4	3	24	12x RS	27.1	
800GE	4	3	48	12x RS	54.2	
400GE	4*	3	96	12x RS	108.4	2000//ana
200GE	4*	3	192	12x RS	216.8	2006/lane
400GE	2	6	48	12x RS	135.5	
200GE	2	6	96	12x RS	271.1	

*If 4x RS interleaving for 200GE/400GE is adopted.

Source: <u>he_3dj_01_2307</u> slide 10

Summary

• FECi sublayer (CL177) interoperability vectors were proposed

Backup

Padding insertion schemes and test vectors

- Two padding equivalent insertion schemes are shown below
- Two schemes are interop with each other. i.e TP1, TP2, TP3 and TP6 are the same.
- Debug points TP4-TP5 would be different.
- Vectors proposal of this presentation refers to scheme A



PAD_0

content PAD_1

content

Inner Code 120,128

Inner Code

120,128

Hamming Codeword