

FECi interoperability test vectors

Omri Levy, Matt Brown (Alphawave Semi)

IEEE 802.3dj

January 2024 Interim

Supporters (of this presentation)

- Vasu Parthasarathy, Broadcom
- Lenin Patra, Marvell
- Xiang He, Huawei
- Zvi Rechtman, Nvidia

Supporters (of the accompanying test vectors)

- Vasu Parthasarathy, Broadcom
- Xiang He, Huawei
- Lenin Patra, Marvell

Link to the accompanying test vectors:

https://www.ieee802.org/3/dj/public/24_01/levy_3dj_02a_2401.7z

This presentation


- Provides FECi sublayer (CL177) interoperability test vectors

Background

- The inner FEC in [patra_3dj_01b_2303](#) with FEC lane rate, convolutional interleaver details in [he_3dj_01_2307](#) was adopted in the P802.3dj March 2023 and July 2023 Plenary meetings, respectively.
- 4x RS codewords interleaving for 200GbE and 400 GbE using 200G/lane AUIs or PMDs [he_3dj_02a_2307](#) was adopted [July 2023 Interim, Motion #10](#)
- Inner FEC Pad insertion changes of pad block from 384 bits to 1024 bits (8 Inner FEC CWs) and insertion period from 3264 CWs to 8704 CWs, including 8:1 Hamming interleaver protection for pad bits and FS content, as shown in [rechtman_3dj_01a_2309](#) was adopted [September 2023 Interim, Motion #4](#)

Interoperability test vectors and test points

- The FECi baseline includes opportunities for ambiguity and misunderstanding.
- The interoperability test vectors are used during design development to check for interoperability.
- Test vectors are given as a plain-text file for the following test points (TP1-TP6)
 - TP1 and TP6 are required for interoperability.
 - TP2-TP5 are given as a reference for debug




FECi Padding insertion process and FS

- Padding insertion process, pad structure and 48 FS bits are given as defined in [rechtman 3dj_01a_2309](#)
- 912 Padding bits were randomized and given as a reference in the padding text-file.

What the pad insertion process contains

- This diagram represent the padding insertion unit (green unit from previous slide):
- Allows the reuse of same inner code and Hamming interleaver
- PAD_i structure description on following slides



September 2023 IEEE P802.3dj task force

Source: [rechtman 3dj_01a_2309](#) slide 7

Pad structure (prior to encoding function)

- Pad is 960 bits (prior to 128,120 encoder)
 - 48 bits for the Frame Sequence (FS)
 - 912 bits as padding bits (e.g. backchannel)
- 120-bit PAD_i bits per encoder (i.e. exactly inner-FEC CW)

In figure to right:

- 2-bit symbols (Hamming interleaver is 2 bits).
- Symbols 0-2 on each PAD_i are defined Frame Sequence (FS)
- Symbols 3-59 on each PAD_i contain the rest of the padding bits that can be used for backchanneling

PAD i	2-bit PAM4 symbol index																
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	58	59
0	FS[0:1]	FS[16:17]	FS[32:33]														
1	FS[2:3]	FS[18:19]	FS[34:35]														
2	FS[4:5]	FS[20:21]	FS[36:37]														
3	FS[6:7]	FS[22:23]	FS[38:39]														
4	FS[8:9]	FS[24:25]	FS[40:41]														
5	FS[10:11]	FS[26:27]	FS[42:43]														
6	FS[12:13]	FS[28:29]	FS[44:45]														
7	FS[14:15]	FS[30:31]	FS[46:47]														

FS[0:47]=01011001 01010010 01100100 10100110 10101101 10011011
 FS (48 bits)
 PAD bits (912 bits)


- PAD₀[0:5]= 01 01 10
- PAD₁[0:5]= 01 10 10
- PAD₂[0:5]= 10 01 11
- PAD₃[0:5]= 01 00 01
- PAD₄[0:5]= 01 10 10
- PAD₅[0:5]= 01 10 01
- PAD₆[0:5]= 00 01 10
- PAD₇[0:5]= 10 10 11

September 2023 IEEE P802.3dj task force

Source: [rechtman 3dj_01a_2309](#) slide 10

Hamming FEC encoder semantics

- Definitions:
 - $m\langle 119:0 \rangle$ would be the message word to encode.
 - For $k = 0:59$, $m_xor\langle k \rangle = m\langle 2k \rangle + m\langle 2k+1 \rangle$
 - $p\langle 7:0 \rangle = m_xor\langle 59:0 \rangle \cdot G_{(60,8)}$ would be the parity bits.
 - $c\langle 127:8 \rangle = m\langle 119:0 \rangle$, $c\langle 7:0 \rangle = p\langle 7:0 \rangle$ would be the codeword bits.
 - MSB is transmitted first.
- m_xor is multiplied with G per index as follows:
 - First bit to transmit is multiplied with the first row in the matrix.
 - $G(0)$ with $m_xor\langle 59 \rangle, \dots, G(59)$ with $m_xor\langle 0 \rangle$.
- Parity bits (P) has MSB to LSB from left to right




Test vectors folder content

- Plain text files for reference
 - Hamming (128,120) generator matrix
 - Padding content text file – 960 pad bits.
- TP1 serial input bit stream
- Vectors cover 3 frames:
 - 8704x3 CWs before padding. (TP1, TP2, TP3)
 - 8712x3 CWs including padding. (TP4, TP5, TP6)
 - Parity bits are added by the Hamming encoders
- Separate set of vectors is given per CI delay, considering $D=4$ as defined in [he_3dj_01_2307](#)

200G/lane Common Convolutional Interleaver Design for 200G/400G/800G/1.6TbE

- An universal 200G/lane convolutional interleaver is proposed for different MACs to unify the processing
 - If 4x RS CWs interleaving in the PMA proposal is adopted, the convolutional interleaver logics will be further shared among all the MACs .
- For latency sensitive applications, convolutional interleaver can be bypassed.



Rate	d (RS symbol)	P	Q	Depth	Latency ns	FEC_1 Lane Rate
1.6TE	4	3	24	12x RS	27.1	200G/lane
800GE	4	3	48	12x RS	54.2	
400GE	4*	3	96	12x RS	108.4	
200GE	4*	3	192	12x RS	216.8	
400GE	2	6	48	12x RS	135.5	
200GE	2	6	96	12x RS	271.1	

*If 4x RS interleaving for 200GE/400GE is adopted.

Source: [he_3dj_01_2307](#) slide 10

Summary

- FECi sublayer (CL177) interoperability vectors were proposed

Backup

Padding insertion schemes and test vectors

- Two padding equivalent insertion schemes are shown below
- Two schemes are interop with each other. i.e TP1, TP2, TP3 and TP6 are the same.
- Debug points TP4-TP5 would be different.
- Vectors proposal of this presentation refers to scheme A

