



# Update to 200Gbps/Lane Electrical Interface Link Simulation

Tobey P.-R. Li

MediaTek

IEEE P802.3dj Task Force

March 2024

# Outline

- **Background and Introduction**
- **Update to Electrical Interface Link Simulation**
- **Further Investigation on CR Host IL Budget**
- **Considerations on Reliable MLSE Improvement**
- **Summary**

# Background and Introduction

- As in [motions\\_3cwfdfj\\_2401 \(Motion #10\)](#), TF adopted reference receiver framework of RxFFE + 1-tap DFE along with
  - New MMSE optimization procedure, see [healey\\_3dj\\_01\\_2401](#)
  - COM progress update in [lusted\\_3dj\\_elec\\_01a\\_240229](#)
- This presentation updates link performance of 200Gbps/lane electrical interfaces with COM 4.4beta to help progress
  - Channel insertion loss for 200G/lane AUI C2M electrical interface
  - Further study on CR host IL budget
  - Incorporation of reliable MLSE improvement
  - This is NOT a baseline proposal, further parameter adjustment is required with completed COM modeling
- From COM4.3 to COM 4.4beta
  - Fix indexing bugs
  - Refinement of floating FFE location search based on FOM optimization

# Channel Test Cases

CR/KR Channel Source	Test Cases
shanbhag_3dj_01_2305	6
kocsis_3dj_02_2305	5
lim_3dj_03_230629	1
lim_3dj_04_230629	1
lim_3dj_07_2309	1
akinwale_3dj_02_2311	4
weaver_3dj_02_2311	12
mellitz_3dj_02_elec_230504	27
weaver_3dj_02_2305	36
shanbhag_3dj_02_2305	4
weaver_3dj_elec_01_230622	4
akinwale_3dj_01_2310	7
<b>Total</b>	<b>108</b>

C2M Channel Source	Test Cases
rabinovich_3df_01_2209	3
rabinovich_3df_02_2209	3
rabinovich_3dj_02_230116	1
rabinovich_3dj_03_230116	1
shanbhag_3dj_03_2305	6
akinwale_3dj_02_2307	28
akinwale_3dj_03_2307	27
akinwale_3dj_04_2307	28
lim_3dj_01_230629	1
lim_3dj_02_230629	1
weaver_3dj_elec_02_230831	32
lim_3dj_06_2309	1
gore_3dj_elec_02_231026	18
karati_3dj_elec_02_240111	60
<b>Total</b>	<b>210</b>

# Package Test Cases

<code>z_p select</code>	[ 1 2 ]
<code>.START</code>	PKG_LowR_CLASSA
<b>Table 93A-3 parameters</b>	
Parameter	<b>Setting</b>
<code>package_tl_gamma0_a1_a2</code>	[ 0.0005 0.00089 0.0002 ]
<code>package_tl_tau</code>	0.006141
<code>package_Z_c</code>	[87.5 87.5 ; 95 95 ; 100 100; 100 100]
<code>R_d</code>	[ 50 50 ]
<code>z_p (TX)</code>	[ 12 33 33 33 ; 1.8 1.8 1.8 1.8 ; 0 0 0 0 ; 0 0 0 0 ]
<code>z_p (NEXT)</code>	[ 12 33 33 33 ; 1.8 1.8 1.8 1.8 ; 0 0 0 0 ; 0 0 0 0 ]
<code>z_p (FEXT)</code>	[ 12 33 33 33 ; 1.8 1.8 1.8 1.8 ; 0 0 0 0 ; 0 0 0 0 ]
<code>z_p (RX)</code>	[ 12 33 33 33 ; 1.8 1.8 1.8 1.8 ; 0 0 0 0 ; 0 0 0 0 ]
<code>C_p</code>	[ 0.4e-4 0.4e-4 ]
<code>A_v</code>	[ 0.413 0.413 0.413 0.413 ]
<code>A_fe</code>	[ 0.413 0.413 0.413 0.413 ]
<code>A_ne</code>	[ 0.600 0.600 0.600 0.600 ]
<code>.END</code>	

<code>z_p select</code>	[ 1 2 3 4 ]
<code>.START</code>	PKG_HiR_CLASSB
<b>Table 93A-3 parameters</b>	
Parameter	<b>Setting</b>
<code>package_tl_gamma0_a1_a2</code>	[ 0.0005 0.00065 0.000293 ]
<code>package_tl_tau</code>	0.006141
<code>package_Z_c</code>	[87.5 87.5 ; 95 95 ; 100 100; 78 78]
<code>R_d</code>	[ 50 50 ]
<code>z_p (TX)</code>	[ 8 24 30 45 ; 2 2 2 2 ; 1.3 1.3 1.3 1.3 ; 1.5 1.5 1.5 1.5 ]
<code>z_p (NEXT)</code>	[ 8 24 30 45 ; 2 2 2 2 ; 1.3 1.3 1.3 1.3 ; 1.5 1.5 1.5 1.5 ]
<code>z_p (FEXT)</code>	[ 8 24 30 45 ; 2 2 2 2 ; 1.3 1.3 1.3 1.3 ; 1.5 1.5 1.5 1.5 ]
<code>z_p (RX)</code>	[ 8 24 30 45 ; 2 2 2 2 ; 1.3 1.3 1.3 1.3 ; 1.5 1.5 1.5 1.5 ]
<code>C_p</code>	[ 0.4e-4 0.4e-4 ]
<code>A_v</code>	[ 0.413 0.413 0.413 0.413 ]
<code>A_fe</code>	[ 0.413 0.413 0.413 0.413 ]
<code>A_ne</code>	[ 0.600 0.600 0.600 0.600 ]
<code>.END</code>	


<code>.START</code>	PKG_Module
<b>Table 93A-3 parameters</b>	
Parameter	<b>Setting</b>
<code>package_tl_gamma0_a1_a2</code>	[ 0.0005 0.00089 0.0002 ]
<code>package_tl_tau</code>	0.006141
<code>package_Z_c</code>	[87.5 87.5 ; 95 95 ; 100 100; 100 100]
<code>R_d</code>	[ 50 50 ]
<code>z_p (TX)</code>	[ 8 8 8 8 ; 0 0 0 0 ; 0 0 0 0 ; 0 0 0 0 ]
<code>z_p (NEXT)</code>	[ 8 8 8 8 ; 0 0 0 0 ; 0 0 0 0 ; 0 0 0 0 ]
<code>z_p (FEXT)</code>	[ 8 8 8 8 ; 0 0 0 0 ; 0 0 0 0 ; 0 0 0 0 ]
<code>z_p (RX)</code>	[ 8 8 8 8 ; 0 0 0 0 ; 0 0 0 0 ; 0 0 0 0 ]
<code>C_p</code>	[ 0.4e-4 0.4e-4 ]
<code>.END</code>	

- **CR & KR simulation**
  - TX & RX: PKG-A/PKG-B
- **C2M simulation**
  - TX: PKG-A/PKG-B
  - RX: Module PKG

# Initial Look at Electrical Link Performance

- Reference parameters highlight
  - EQ parameter is NOT a baseline proposal, further adjustment is required with the completed COM modeling
  - See [Appendix](#) for detail COM setting

	C2M	CR & KR
DER_0	2.00E-05	2.00E-04
N_b	1	1
b_max (1)	0.75	0.75
ffe_pre_tap_len	5	5
ffe_post_tap_len	10	10
N_bg	1	1
N_bf	4	4
N_f	60	60
eta_0	1.25E-08	6.00E-09
MLSE	0	0




- Additional EQ capability required to provide >1dB COM margin in handling highly reflective channels
- ~5-6dB link budget difference between CR/KR & C2M under the same EQ complexity

# Further Investigation on CR Host IL Budget

- Adopted CR host loss budget
  - See [motions\\_3cwdfdj\\_2311](#) (Motion 11)



Host Architecture	PKG + Host PCB IL
Host-Low (HL)	6.5 dB
Host-Nominal (HN)	11.5 dB
Host-High (HH)	16.5 dB



- COM obviously splits into groups with host loss categories
  - Anticipation of very different requirements on reference parameters or spec values
- COM analysis and compliance validation shall be done for a subset of cases to enable flexible host architecture

# MLSE in COM: Test Results based on U0

- Adopted MLSE Equation U1.c in [shakiba\\_3dj\\_01b\\_2401 slide 11](#) is WIP in COM
- Key debates on reliable MLSE improvement
  - Theoretic vs implementation gap
  - No implementation penalty to RxFFE in COM
  - MLSE gain is much less for reflection or crosstalk dominated channels
- Considerations of MLSE implementation penalty
  - Higher implementation penalty with increasing insertion loss is observed in real world conditions
  - Don't suggest using a constant MLSE gain or penalty for all channels



# Summary

- This presentation provided the initial look of link performance for 200G/lane electrical interfaces with the latest COM update
  - Further adjustment to reference parameters is required with the completed COM modeling and the incorporation of MLSE
- IL target for AUI C2M is expected to be >5dB less than CR & KR due to COM penalties associated with higher DERO and eta\_0
- Careful development of compliance definition is required for flexible link configurations
  - Further works on COM analysis and compliance validation to be completed

# Appendix



# COM Configuration

Table 93A-1 parameters				Table 93A-3 parameters			
Parameter	Setting	Units	Information	Parameter	Setting	Units	Information
f_b	106.25	GBd		I/O control			
f_min	0.05	GHz		DIAGNOSTICS	0	logical	
Delta_f	0.01	GHz		DISPLAY_WINDOW	0	logical	
C_d	[0.4e-4 0.9e-4 1.1e-4;0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	CSV_REPORT	0	logical	
L_s	[0.13 0.15 0.14;0.13 0.15 0.14 ]	nH	[TX RX]	RESULT_DIR	.\results\CRKR_{date}\		
C_b	[0.3e-4 0.3e-4 ]	nF	[TX RX]	SAVE_FIGURES	0	logical	
R_0	50	Ohm		Port Order	[1 3 2 4]		
R_d	[50 50 ]	Ohm	[TX RX]	RUNTAG	KR_set1_eval_		
PKG_NAME	PKG_LowR_CLASSA PKG_LowR_CLASSA		TX RX	COM_CONTRIBUTION	1	logical	
A_v	0.413	V		TDR and ERL options			
A_fe	0.413	V		TDR	1	logical	
A_ne	0.45	V		ERL Pass threshold	10	dB	
z_p select	[1 2]			ERL	1	logical	
L	4			COM Pass threshold	3	dB	
M	32			ERL_ONLY	0	ns	
filter and Eq				TR_TDR	0.01		
f_r	0.58	*fb		N	4000	logical	
c(0)	0.54		min	TDR_Butterworth	1		
c(-1)	[0.4:0.02:0]		[min:step:max]	beta_x	0		
c(-2)	[0:0.02:0.12]		[min:step:max]	rho_x	0.618		
c(-3)	0		[min:step:max]	TDR_W_TXPKG	0	UI	
c(-4)	0		[min:step:max]	N_bx	0		
c(1)	0		[min:step:max]	fixture delay time	[0 0 ]		
N_b	1		UI	Tukey_Window	1		
b_max(1)	0.75		As/dffe1	Noise_jitter	UI		
b_max(2..N_b)	0		As/dfe2..N_b	sigma_RJ	0.01	UI	
b_min(1)	0		As/dffe1	A_DD	0.02	V^2/GHz	
b_min(2..N_b)	0	S	As/dfe2..N_b	eta_0	6.00E-09	dB	
g_DC	0			SNR_RX	33		
f_z	42.5	GHz	[min:step:max]	R_LM	0.95		
f_p1	42.5	GHz		new		FF_E_OPT_METHOD	MMSE
f_p2	106.25	GHz		relevant		num_uI_RXFF_noise	4096
g_DC_HP	[6:1:0]		[min:step:max]			Floating Tap Control	
f_HR_PZ	1.328125	GHz				N_bg	1
Butterworth	1	logical	include in fr			N_bf	4
						N_f	60
						bmaxg	1
						B_float_RSS_MAX	1
						N_tail_start	11
						[UI] start of tail taps limit	

**Thank you**  
**Questions and Discussions**