

**MEDIATEK**

# Update to 200Gbps/Lane Electrical Interface Link Simulation

Tobey P.-R. Li

MediaTek

IEEE P802.3dj Task Force

March 2024

# Outline

- ❑ **Background and Introduction**
- ❑ **Update to Electrical Interface Link Simulation**
- ❑ **Further Investigation on CR Host IL Budget**
- ❑ **Considerations on Reliable MLSE Improvement**
- ❑ **Summary**

# Background and Introduction

- As in [motions\\_3cwdfdj\\_2401 \(Motion #10\)](#), TF adopted reference receiver framework of RxFFE + 1-tap DFE along with
  - New MMSE optimization procedure, see [healey\\_3dj\\_01\\_2401](#)
  - COM progress update in [lusted\\_3dj\\_elec\\_01a\\_240229](#)
- This presentation updates link performance of 200Gbps/lane electrical interfaces with COM 4.4beta to help progress
  - Channel insertion loss for 200G/lane AUI C2M electrical interface
  - Further study on CR host IL budget
  - Incorporation of reliable MLSE improvement
  - This is NOT a baseline proposal, further parameter adjustment is required with completed COM modeling
- *From COM4.3 to COM 4.4beta*
  - *Fix indexing bugs*
  - *Refinement of floating FFE location search based on FOM optimization*

# Channel Test Cases

CR/KR Channel Source	Test Cases
shanbhag_3dj_01_2305	6
kocsis_3dj_02_2305	5
lim_3dj_03_230629	1
lim_3dj_04_230629	1
lim_3dj_07_2309	1
akinwale_3dj_02_2311	4
weaver_3dj_02_2311	12
mellitz_3dj_02_elec_230504	27
weaver_3dj_02_2305	36
shanbhag_3dj_02_2305	4
weaver_3dj_elec_01_230622	4
akinwale_3dj_01_2310	7
<b>Total</b>	<b>108</b>

C2M Channel Source	Test Cases
rabinovich_3df_01_2209	3
rabinovich_3df_02_2209	3
rabinovich_3dj_02_230116	1
rabinovich_3dj_03_230116	1
shanbhag_3dj_03_2305	6
akinwale_3dj_02_2307	28
akinwale_3dj_03_2307	27
akinwale_3dj_04_2307	28
lim_3dj_01_230629	1
lim_3dj_02_230629	1
weaver_3dj_elec_02_230831	32
lim_3dj_06_2309	1
gore_3dj_elec_02_231026	18
karati_3dj_elec_02_240111	60
<b>Total</b>	<b>210</b>

# Package Test Cases

z_p select	[1 2]
.START	PKG_LowR_CLASSA
Table 93A-3 parameters	
Parameter	Setting
package_tl_gamma0_a1_a2	[ 0.0005 0.00089 0.0002 ]
package_tl_tau	0.006141
package_Z_c	[87.5 87.5 ; 95 95 ; 100 100; 100 100]
R_d	[ 50 50 ]
z_p (TX)	[ 12 33 33 33 ; 1.8 1.8 1.8 1.8 ; 0 0 0 0 ; 0 0 0 0 ]
z_p (NEXT)	[ 12 33 33 33 ; 1.8 1.8 1.8 1.8 ; 0 0 0 0 ; 0 0 0 0 ]
z_p (FEXT)	[ 12 33 33 33 ; 1.8 1.8 1.8 1.8 ; 0 0 0 0 ; 0 0 0 0 ]
z_p (RX)	[ 12 33 33 33 ; 1.8 1.8 1.8 1.8 ; 0 0 0 0 ; 0 0 0 0 ]
C_p	[0.4e-4 0.4e-4]
A_v	[ 0.413 0.413 0.413 0.413 ]
A_fe	[ 0.413 0.413 0.413 0.413 ]
A_ne	[ 0.600 0.600 0.600 0.600 ]
.END	

z_p select	[1 2 3 4]
.START	PKG_HiR_CLASSB
Table 93A-3 parameters	
Parameter	Setting
package_tl_gamma0_a1_a2	[ 0.0005 0.00065 0.000293 ]
package_tl_tau	0.006141
package_Z_c	[87.5 87.5 ; 95 95 ; 100 100; 78 78]
R_d	[ 50 50 ]
z_p (TX)	[ 8 24 30 45 ; 2 2 2 2 ; 1.3 1.3 1.3 1.3 ; 1.5 1.5 1.5 1.5 ]
z_p (NEXT)	[ 8 24 30 45 ; 2 2 2 2 ; 1.3 1.3 1.3 1.3 ; 1.5 1.5 1.5 1.5 ]
z_p (FEXT)	[ 8 24 30 45 ; 2 2 2 2 ; 1.3 1.3 1.3 1.3 ; 1.5 1.5 1.5 1.5 ]
z_p (RX)	[ 8 24 30 45 ; 2 2 2 2 ; 1.3 1.3 1.3 1.3 ; 1.5 1.5 1.5 1.5 ]
C_p	[0.4e-4 0.4e-4]
A_v	[ 0.413 0.413 0.413 0.413 ]
A_fe	[ 0.413 0.413 0.413 0.413 ]
A_ne	[ 0.600 0.600 0.600 0.600 ]
.END	


.START	PKG_Module
Table 93A-3 parameters	
Parameter	Setting
package_tl_gamma0_a1_a2	[ 0.0005 0.00089 0.0002 ]
package_tl_tau	0.006141
package_Z_c	[87.5 87.5 ; 95 95 ; 100 100; 100 100]
R_d	[ 50 50 ]
z_p (TX)	[8 8 8 8 ; 0 0 0 0 ; 0 0 0 0 ; 0 0 0 0 ]
z_p (NEXT)	[8 8 8 8 ; 0 0 0 0 ; 0 0 0 0 ; 0 0 0 0 ]
z_p (FEXT)	[8 8 8 8 ; 0 0 0 0 ; 0 0 0 0 ; 0 0 0 0 ]
z_p (RX)	[8 8 8 8 ; 0 0 0 0 ; 0 0 0 0 ; 0 0 0 0 ]
C_p	[0.4e-4 0.4e-4]
.END	

- CR & KR simulation
  - TX & RX: PKG-A/PKG-B
- C2M simulation
  - TX: PKG-A/PKG-B
  - RX: Module PKG

# Initial Look at Electrical Link Performance

- Reference parameters highlight
  - EQ parameter is NOT a baseline proposal, further adjustment is required with the completed COM modeling
  - See [Appendix](#) for detail COM setting

	C2M	CR & KR
DER_0	2.00E-05	2.00E-04
N_b	1	1
b_max (1)	0.75	0.75
ffe_pre_tap_len	5	5
ffe_post_tap_len	10	10
N_bg	1	1
N_bf	4	4
N_f	60	60
eta_0	1.25E-08	6.00E-09
MLSE	0	0




- Additional EQ capability required to provide >1dB COM margin in handling highly reflective channels
- ~5-6dB link budget difference between CR/KR & C2M under the same EQ complexity

# Further Investigation on CR Host IL Budget

- Adopted CR host loss budget
  - See [motions\\_3cwndfj\\_2311](#) (Motion 11)



Host Architecture	PKG + Host PCB IL
Host-Low (HL)	6.5 dB
Host-Nominal (HN)	11.5 dB
Host-High (HH)	16.5 dB



- COM obviously splits into groups with host loss categories
  - Anticipation of very different requirements on reference parameters or spec values
- COM analysis and compliance validation shall be done for a subset of cases to enable flexible host architecture

# MLSE in COM: Test Results based on U0

- Adopted MLSE Equation U1.c in [shakiba\\_3dj\\_01b\\_2401](#) slide 11 is WIP in COM
- Key debates on reliable MLSE improvement
  - Theoretic vs implementation gap
  - No implementation penalty to RxFFE in COM
  - MLSE gain is much less for reflection or crosstalk dominated channels
- Considerations of MLSE implementation penalty
  - Higher implementation penalty with increasing insertion loss is observed in real world conditions
  - Don't suggest using a constant MLSE gain or penalty for all channels





# Summary

- **This presentation provided the initial look of link performance for 200G/lane electrical interfaces with the latest COM update**
  - **Further adjustment to reference parameters is required with the completed COM modeling and the incorporation of MLSE**
- **IL target for AUI C2M is expected to be >5dB less than CR & KR due to COM penalties associated with higher DER0 and eta\_0**
- **Careful development of compliance definition is required for flexible link configurations**
  - **Further works on COM analysis and compliance validation to be completed**

# Appendix



**Thank you**

**Questions and Discussions**