# Supporting Materials for 803.2dj D2.0 Comment #466

Jeff Slavick - Broadcom

#### Comment #466

Cl 178B SC 178B.5.1 P788 L21 # 466

Slavick, Jeff Broadcom

Comment Type TR Comment Status D

(Common) ILT timers

Having an unspecified time limit for rx\_ready assertion (from entry to TRAIN\_LOCAL) makes for unpredicatable link up behaviors. A time limit from the point at which TRAIN\_LOCAL is entered to entry to TRAIN\_REMOTE will improve predictability of operation which will facilitate predicatble device behaviors.

#### SuggestedRemedy

Presentation for a solution to be provided.

#### ILT timeouts

For legacy rates LinkTraining was defined for a single link segment from PMD to PMD. The standard specified a time limit this process was allotted (copper). All implementers (component and systems) could look to the standard to set their behaviors based on that value for their copper interconnects.

With ILT path-startup we need to constrain certain time limits on processes to enable multi-vendor interop to work with all parties using the standard to define their behavior, rather than in field debugging of "what" the other guy requires.

## Adaptation time limit

In clause 73 and 136 the Link Training process begins when the PMD starts to the drive the link and it equalizes the link segment between the two PMDs. A time limit is set for this which establishes how soon the PCS data begins to flow at a "good" BER between the PMDs. This constraint is used by both SerDes providers and users to know how much time they're to allot towards this process which typically the dominate time in establishing the path.

## Does setting a limit cause a ILT restart

Setting a constraint for this does not mean the entire ILT path-start up must begin anew. The isl\_ready for the interface will not be asserted which means the remote\_rts of the dependent link segment will remain false.

Thus a link-segment that incurs an adaptation timeout would end up in the FAIL state for some (or all) the physical lanes. Those particular lanes could be debugged/restarted.

## Proposal


Add in a state to start a hard timeout timer between ST and TRAIN\_LOCAL.

Add the TIMEOUT state that sends Training frames for an addition period of time before squelching.

Stop the timer when entering the ISL\_READY state.

Timer duration is register controlled with defaults of 12s for all DJ users of 178B but when set to 0, does not generate a done event.

# FSM update



#### max wait timer

178B.14.3.3

max\_wait\_timer

This timer is started when the training control state machine enters the TRAIN\_TIMER state (see Fig 178B-8). The terminal count of this timer is max\_wait\_timer\_duration variable \* 1ms (see Table 178B-6). The default duration is specified by the the AUI component or PMD. To facilitate debug when the max\_wait\_timer\_duration is set to 0 the timer duration is infinite and max\_wait\_time\_done always remains false.

#### 45.x.x.x.x ILT max\_wait\_timer\_duration

16b MDIO register that holds the maximum duration for adapting the equalization of the link when transmitting the training pattern during ILT specified in Annex 178B. Add to Table 178B-6 mapping table.

### hold\_off\_timer

178B.14.3.3

hold\_off\_timer

This timer is started when the PMD control state diagram enters the TIMEOUT QUIET state. The terminal count of holdoff\_timer is 80 ms ± 2%.