

# Cable Assembly TP1-TP4 Insertion Loss (Comment #233)

Nathan Tracy, Howard Heck, Megha Shanbhag

TE Connectivity

EVERY CONNECTION COUNTS



# Agenda

- Introduction
- Cable Assembly Insertion Loss Data
- Insertion Loss Budgets & Host Impact
- Proposed Changes

# Introduction


## Comment #233

Cable assembly TP1-TP4 insertion loss specifications are proving challenging to meet when accounting for all sources of variation, specifically for the CA-A and CA-B cable assembly classes. A more manufacturable specification needs an additional 1 dB insertion loss to be allocated to the cable assembly for CA-A and CA-B.


## Suggested Remedy

- In Table 179A-1 reduce the insertion loss allocation for host classes HL/HN/HH)by 0.5 dB.
- Increase the TP1-TP4 cable assembly insertion loss (Table 179-14) for CA-A from 19 dB to 20 dB, and for CA-B from 24 dB to 25 dB.
- Change the partial host PCB trace lengths in Table 179-19.
- In Table 179-7 change the values for Rpeak and J4u03 to account for the change in host loss.
- In Table 179-16 reduce the "Test H (high loss)" min/max test channel insertion loss values by 0.5 dB.
- In Table 179-14 change the Test H (high loss) cable assembly insertion loss for Host class HH to 24.5(min)-25.5(max) dB.
- In Table 179A-2 increase loss for Class A & B cables by 1 dB, reduce loss forTp0d-TP2 & TP3-TP5d by 0.5 dB.

# 1.0m 26AWG & 1.0m 25AWG DAC, $S_{DD21}$ @ 53.12GHz



# Cable Assembly & Partial Host Loss




- 3 host classes. HL = 3 dB, HN = 8 dB, HH = 13 dB (maximum)
  - These are partial host losses. The full host loss includes an additional 5.95 dB.
  - HL/HN/HH = 8.95/13.95/18.95 dB (maximum)
- 4 CA classes: CA-A = 19 dB, CA-B = 24 dB, CA-C = 29 dB, CA-D = 34 dB (maximum)
- The 40 dB total budget constrains the allowed combinations of hosts and cable assemblies.

# Current TP1-TP4 Loss Budgets


CA-A

Host	CA	Host	IL (dB)
HL	A	HL	25
HL	A	HN	30
HL	A	HH	35
HN	A	HL	30
HN	A	HN	35
HN	A	HH	40
HH	A	HL	35
HH	A	HN	40




CA-B

Host	CA	Host	IL (dB)
HL	B	HL	30
HL	B	HN	35
HL	B	HH	40
HN	B	HL	35
HN	B	HN	40
HH	B	HL	40




CA-D CA-C

Host	CA	Host	IL (dB)
HL	C	HL	35
HL	C	HN	40
HN	C	HL	40



Host	CA	Host	IL (dB)
HL	D	HL	40



Limiting case

# Host Loss Adjustment to Provide 1 dB Relief to CA-A & CA-B

- Needs: Reduce combined host loss by 1 dB.

Analysis	Cable Assembly	Host Combination	Proposal
	CA-A	HN+HN	Reduce HN by 0.5 dB
	CA-B	HN+HH	Reduce HH by 0.5 dB
		HL+HH	Reduce HL by 0.5 dB


- Proposed partial host & CA insertion loss:
  - HL = 3.5 dB, HN = 7.5 dB, HH = 12.5 dB
  - CA-A = 20 dB, CA-B = 25 dB, CA-C = 29 dB, CA-D = 34 dB
- Host physical design impact: Assume all reduction from host PCB.
  - 0.5 dB IL reduction ~10 mm trace length reduction on each host
  - depends on dielectric material, surface roughness and stackup/trace geometry



# TP1-TP4 Loss Budgets with Proposed Changes


CA-A

Host	CA	Host	IL (dB)
HL	A	HL	25
HL	A	HN	30
HL	A	HH	35
HN	A	HN	30
HN	A	HN	35
HN	A	HH	40
HH	A	HL	35
HH	A	HN	40




CA-B

Host	CA	Host	IL (dB)
HL	B	HL	30
HL	B	HN	35
HL	B	HH	40
HN	B	HL	35
HN	B	HN	40
HL	B	HL	40




CA-C

Host	CA	Host	IL (dB)
HL	C	0	34
HL	C	HN	39
HN	C	HL	39



CA-D

Host	CA	Host	IL (dB)
HL	D	HL	39





# Summary for Proposed Insertion Loss Budget

TX Host	CA	RX Host	Partial TX Host	CA (TP1-TP4)	Partial RX Host	Total	
HL	CA-A	HL	2.5	20	2.5	25	No change
HL	CA-A	HN	2.5	20	7.5	30	
HL	CA-A	HH	2.5	20	12.5	35	
HN	CA-A	HL	7.5	20	2.5	30	
HN	CA-A	HN	7.5	20	7.5	35	
HN	CA-A	HH	7.5	20	12.5	40	
HH	CA-A	HL	12.5	20	2.5	35	
HH	CA-A	HN	12.5	20	7.5	40	
HL	CA-B	HL	2.5	25	2.5	30	-1 dB
HL	CA-B	HN	2.5	25	7.5	35	
HL	CA-B	HH	2.5	25	12.5	40	
HN	CA-B	HL	7.5	25	2.5	35	
HN	CA-B	HN	7.5	25	7.5	40	
HH	CA-B	HL	12.5	25	2.5	40	
HL	CA-C	HL	2.5	29	2.5	34	
HL	CA-C	HN	2.5	29	7.5	39	
HN	CA-C	HL	7.5	29	2.5	39	
HL	CA-D	HL	2.5	34	2.5	39	

# Proposed Changes

## 179.11

Table 179-16 —Cable assembly characteristics summary

Description	Reference	Value	Unit
Insertion loss at 53.125 GHz, $IL_{dd}$ (max)	179.11.2		
CA-A		<del>19</del> 20	dB
CA-B		<del>24</del> 25	dB
CA-C		29	dB
CA-D		34	dB

### 179.11.7.1

Table 179-18—Partial host channel model parameters per Host class

Parameter	Host class			Units
	HL	HN	HH	
Package class	A	B	B	—
Package transmission line 1 length, $z_p^{(1)}$	8	15	45	mm
Partial host PCB transmission line length, $z_p^{(h)}$	<del>9</del>	<del>70</del>	<del>60</del>	mm

2 61 51

NOTE—For each host class, the sum of the differential insertion loss ( $IL_{dd}$ ) at 53.125 GHz of the partial host channel (excluding the device termination) and the reference mated test fixtures (see Equation (179B-5) and Figure 179A-1) is equal to the recommended maximum host channel insertion loss in 179A.4 for that host class.

## 179A.4

Table 179A-1—Recommended differential insertion loss limits at 53.125 GHz

Host class	Host channels	TP0d to TP2 or TP3 to TP5d	
	Range (dB)	Max (dB)	
Host-Low (HL)	4.45 to <del>8.95</del>	8.45	<del>12.75</del> 12.25
Host-Nominal (HN)	4.45 to <del>13.95</del>	13.45	<del>17.75</del> 17.25
Host-High (HH)	4.45 to <del>18.95</del>	18.45	<del>22.75</del> 22.25


## 179A.5

Table 179A-2—Maximum Insertion loss budget values at 53.125 GHz

Link Configuration	$IL_{ddCA,max}$ (dB)	$IL_{ddTP0d-TP2,max}$ (dB)	$IL_{ddTP3-TP5d,max}$ (dB)	$IL_{ddMTFref}$ (dB)	$IL_{ddCh,max}$ (dB)
HH to HN	20 <del>19</del> (CA-A)	<del>22.75</del> 22.25	<del>17.75</del> 17.25	9.75	40
HH to HL	25 <del>24</del> (CA-B)	<del>22.75</del> 22.25	<del>12.75</del> 12.25	9.75	40
HN to HN	25 <del>24</del> (CA-B)	<del>17.75</del> 17.25	<del>17.75</del> 17.25	9.75	40
HN to HL	29 (CA-C)	<del>17.75</del> 17.25	<del>12.75</del> 17.25	9.75	40
HL to HL	34 (CA-D)	<del>12.75</del> 12.25	<del>12.75</del> 12.25	9.75	40

# Proposed Changes


179A.5



NOTE 2 — The MCB and HCB ILdd allocations include the RF connector (up to the RF connector reference plane).

MCB = Module Compliance Board, 179B.3  
HCB = Host Compliance Board, 179B.2  
MCB Via = transition via to MDI connector on an MCB  
Host Via = transition via to MDI connector on a Host Channel  
Paddle/Wire Termination = transition structure(s) in a Cable Assembly not present on an HCB

**Figure 179A-1—Host-Nominal to Host-Nominal, Cable assembly, and test fixture insertion loss at 53.125 GHz**



**Figure 179A-2—HN-to-HN Channel Max (TP0d-TP5d) at 53.125 GHz**

Channel Max (TP0d-TP5d) ILdd = 40 dB @ 53.125 GHz = (25+17.25+17.25)-(2\*9.75)  
Channel Max (TP0d-TP5d) ILdd = 40 dB @ 53.125 GHz = (2\*13.45)+13.1

# Proposed Changes



Table 179–7—Summary of transmitter specifications at TP2

Parameter	Reference	Value	Units
Linear fit pulse peak ratio, $R_{peak}$ (min)	179.9.4.1.2	<del>0.456</del> <del>0.345</del> <del>0.234</del>	—
Host class HL		TBD	—
Host class HN			—
Host class HH			—
Output jitter (max)	179.9.4.6	0.023 0.025 <del>0.120</del> <del>0.124</del> <del>0.128</del>	UI UI UI UI UI
$J_{RMS}$			
$EOJ_{03}$			
$J4u_{03}$			
Host class HL		TBD	UI
Host class HN			UI
Host class HH			UI

# Proposed Changes



Table 179–14—Interference tolerance test parameters

Parameter	Test L (low loss)		Test H (high loss)		Units
	Min	Max	Min	Max	
Test pattern	PRBS31Q				
Test channel insertion loss at 53.125 GHz <sup>a</sup>					
Host class HL	15.5	16.5	36.5	37.5	dB
Host class HN	15.5	16.5	31.5	32.5	dB
Host class HH	15.5	16.5	26.5	27.5	dB
Cable assembly insertion loss at 53.125 GHz					
Host class HL	15.5	16.5	33.5	34.5	dB
Host class HN	15.5	16.5	28.5	29.5	dB
Host class HH	15.5	16.5	<del>23.5</del> 24.5	<del>24.5</del> 25.5	dB
COM <sup>b</sup>	3		3		dB

# Summary

To make the cable assembly insertion loss specifications more manufacturable, we propose to:

- add 1 dB to the TP1-TP4 insertion loss specifications for the CA-A and CA-B cable assembly classes.
- remove 0.5 dB from the host loss specifications for the HL/HN/HH host classes
  - with commensurate reductions in partial host insertion loss & PCB trace lengths

# Detailed Loss Budgets (TP1-TP4)

Loss Budgets

Cable Assembly IL (dB)	
	TP1-TP4
CA-A	19
CA-B	24
CA-C	29
CA-D	34
Proposed CA-A	<b>20</b>
Proposed CA-B	<b>25</b>
Proposed CA-C	29
Proposed CA-D	34

Partial Host IL (dB)			
	Pkg	PCB	Total
HL	2.3	0.7	3.0
HN	4.0	4.0	8.0
HH	9.7	3.3	13.0
Proposed HL	2.3	<b>0.2</b>	<b>2.5</b>
Proposed HN	4.0	<b>3.5</b>	<b>7.5</b>
Proposed HH	9.7	<b>2.8</b>	<b>12.5</b>

TX Host	HL	HL	HL	HN	HN	HN	HH	HH	HL	HL	HL	HN	HN	HH	HL	HL	HN	HL
Cable Assembly	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D
RX Host	HL	HN	HH	HL	HN	HH	HL	HN	HL	HN	HH	HL	HN	HL	HL	HN	HL	HL
TX Package	2.3	2.3	2.3	4.0	4.0	4.0	9.7	9.7	2.3	2.3	2.3	4.0	4.0	9.7	2.3	2.3	4.0	2.3
TX partial PCB	0.7	0.7	0.7	4.0	4.0	4.0	3.3	3.3	0.7	0.7	0.7	4.0	4.0	3.3	0.7	0.7	4.0	0.7
CA (TP1-TP4)	19.0	19.0	19.0	19.0	19.0	19.0	19.0	19.0	24.0	24.0	24.0	24.0	24.0	24.0	29.0	29.0	29.0	34.0
RX partial PCB	0.7	4.0	3.3	0.7	4.0	3.3	0.7	4.0	0.7	4.0	3.3	0.7	4.0	0.7	0.7	4.0	0.7	0.7
RX Package	2.3	4.0	9.7	2.3	4.0	9.7	2.3	4.0	2.3	4.0	9.7	2.3	4.0	2.3	2.3	4.0	2.3	2.3
Total	25.0	30.0	35.0	30.0	35.0	<b>40.0</b>	35.0	<b>40.0</b>	30.0	35.0	<b>40.0</b>	35.0	<b>40.0</b>	<b>40.0</b>	35.0	<b>40.0</b>	<b>40.0</b>	<b>40.0</b>

TX Host	HL	HL	HL	HN	HN	HN	HH	HH	HL	HL	HL	HN	HN	HH	HL	HL	HN	HL
Cable Assembly	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D
RX Host	HL	HN	HH	HL	HN	HH	HL	HN	HL	HN	HH	HL	HN	HL	HL	HN	HL	HL
TX Package	2.3	2.3	2.3	4.0	4.0	4.0	9.7	9.7	2.3	2.3	2.3	4.0	4.0	9.7	2.3	2.3	4.0	2.3
TX partial PCB	<b>0.2</b>	<b>0.2</b>	<b>0.2</b>	<b>3.5</b>	<b>3.5</b>	<b>3.5</b>	<b>2.8</b>	<b>2.8</b>	<b>0.2</b>	<b>0.2</b>	<b>0.2</b>	<b>3.5</b>	<b>3.5</b>	<b>2.8</b>	<b>0.2</b>	<b>0.2</b>	<b>3.5</b>	<b>0.2</b>
CA (TP1-TP4)	<b>20.0</b>	<b>20.0</b>	<b>20.0</b>	<b>20.0</b>	<b>20.0</b>	<b>20.0</b>	<b>20.0</b>	<b>20.0</b>	<b>25.0</b>	<b>25.0</b>	<b>25.0</b>	<b>25.0</b>	<b>25.0</b>	<b>25.0</b>	29.0	29.0	29.0	34.0
RX partial PCB	<b>0.2</b>	<b>3.5</b>	<b>2.8</b>	<b>0.2</b>	<b>3.5</b>	<b>2.8</b>	<b>0.2</b>	<b>3.5</b>	<b>0.2</b>	<b>3.5</b>	<b>2.8</b>	<b>0.2</b>	<b>3.5</b>	<b>0.2</b>	<b>0.2</b>	<b>3.5</b>	<b>0.2</b>	<b>0.2</b>
RX Package	2.3	4.0	9.7	2.3	4.0	9.7	2.3	4.0	2.3	4.0	9.7	2.3	4.0	2.3	2.3	4.0	2.3	2.3
Total	25.0	30.0	35.0	30.0	35.0	<b>40.0</b>	35.0	<b>40.0</b>	30.0	35.0	<b>40.0</b>	35.0	<b>40.0</b>	<b>40.0</b>	34.0	39.0	39.0	39.0

Δ	Total	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	<b>-1.0</b>	<b>-1.0</b>	<b>-1.0</b>	<b>-1.0</b>
---	-------	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-------------	-------------	-------------	-------------

- Proposed values with **blue/green** text are **increased/decreased** from current values.
  - CA-A, CA-B increase by 1 dB
  - TX/RX partial PCB for HL/HN/HH decrease by 0.5 dB (each)
- Limiting cases (40 dB total insertion loss) are highlighted in **bold purple**.



# Detailed Loss Budgets (Connector-Connector)

Cable Assembly IL (dB)

Proposed	Current		TP1-TP4	Conn-Conn
		CA-A	19.0	7.1
		CA-B	24.0	12.1
		CA-C	29.0	17.1
		CA-D	34.0	22.1
	Proposed	CA-A	20.0	8.1
		CA-B	25.0	13.1
		CA-C	29.0	17.1
		CA-D	34.0	22.1

Fixture IL (dB)

TP0d/TP5d-conn	5.95
----------------	------

Partial Host IL (dB)s

Proposed	Current		Pkg (dB)	PCB (dB)	Total (dB)
		HL	2.3	0.7	3.0
		HN	4.0	4.0	8.0
		HH	9.7	3.3	13.0
		HL	2.3	0.2	2.5
		HN	4.0	3.5	7.5
		HH	9.7	2.8	12.5

Loss Budgets

Current	TX Host	HL	HL	HL	HN	HN	HN	HH	HH	HL	HL	HL	HN	HN	HH	HL	HL	HN	HL
	Cable Assembly	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D
	RX Host	HL	HN	HH	HL	HN	HH	HL	HN	HL	HN	HH	HL	HN	HL	HL	HN	HL	HL
	TX Package	2.3	2.3	2.3	4.0	4.0	4.0	9.7	9.7	2.3	2.3	2.3	4.0	4.0	9.7	2.3	2.3	4.0	2.3
	TX partial PCB	0.7	0.7	0.7	4.0	4.0	4.0	3.3	3.3	0.7	0.7	0.7	4.0	4.0	3.3	0.7	0.7	4.0	0.7
	TP0d-Connector	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0
	CA (conn-conn)	7.1	7.1	7.1	7.1	7.1	7.1	7.1	7.1	12.1	12.1	12.1	12.1	12.1	12.1	17.1	17.1	17.1	22.1
	Connector-TP5d	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0
	RX partial PCB	0.7	4.0	3.3	0.7	4.0	3.3	0.7	4.0	0.7	4.0	3.3	0.7	4.0	0.7	0.7	4.0	0.7	0.7
	RX Package	2.3	4.0	9.7	2.3	4.0	9.7	2.3	4.0	2.3	4.0	9.7	2.3	4.0	2.3	2.3	4.0	2.3	2.3
	Total	25.0	30.0	35.0	30.0	35.0	40.0	35.0	40.0	30.0	35.0	40.0	35.0	40.0	40.0	35.0	40.0	40.0	40.0

Proposed	TX Host	HL	HL	HL	HN	HN	HN	HH	HH	HL	HL	HL	HN	HN	HH	HL	HL	HN	HL
	Cable Assembly	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D
	RX Host	HL	HN	HH	HL	HN	HH	HL	HN	HL	HN	HH	HL	HN	HL	HL	HN	HL	HL
	TX Package	2.3	2.3	2.3	4.0	4.0	4.0	9.7	9.7	2.3	2.3	2.3	4.0	4.0	9.7	2.3	2.3	4.0	2.3
	TX partial PCB	0.2	0.2	0.2	3.5	3.5	3.5	2.8	2.8	0.2	0.2	0.2	3.5	3.5	2.8	0.2	0.2	3.5	0.2
	TP0d-Connector	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0
	CA (conn-conn)	8.1	8.1	8.1	8.1	8.1	8.1	8.1	8.1	13.1	13.1	13.1	13.1	13.1	13.1	17.1	17.1	17.1	22.1
	Connector-TP5d	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0
	RX partial PCB	0.2	3.5	2.8	0.2	3.5	2.8	0.2	3.5	0.2	3.5	2.8	3.5	3.5	0.2	0.2	3.5	0.2	0.2
	RX Package	2.3	4.0	9.7	2.3	4.0	9.7	2.3	4.0	2.3	4.0	9.7	4.0	4.0	2.3	2.3	4.0	2.3	2.3
	Total	25.0	30.0	35.0	30.0	35.0	40.0	35.0	40.0	30.0	35.0	40.0	40.0	40.0	40.0	34.0	39.0	39.0	39.0

$$IL(conn - conn) = IL(TP1 - TP4) - IL(TP0d - conn) - IL(conn - TP5d)$$

- Proposed values with blue/green text are increased/decreased from current values.
  - CA-A, CA-B increase by 1 dB
  - TX/RX partial PCB for HL/HN/HH decrease by 0.5 dB (each)
- Limiting cases (40 dB total insertion loss) are highlighted in bold purple.

# Loss Budgets (Connector-Connector)

Cable Assembly IL (dB)

	TP1-TP4	Conn-Conn
CA-A	19.0	7.1
CA-B	24.0	12.1
CA-C	29.0	17.1
CA-D	34.0	22.1
Proposed CA-A	20.0	8.1
Proposed CA-B	25.0	13.1
CA-C	29.0	17.1
CA-D	34.0	22.1

Fixture IL (dB)

TP0d/TP5d-conn	5.95
----------------	------

Partial Host IL (dB)

	Pkg (dB)	PCB (dB)	Total (dB)
HL	2.3	0.7	3.0
HN	4.0	4.0	8.0
HH	9.7	3.3	13.0
HL (new)	2.3	0.2	2.5
HN (new)	4.0	3.5	7.5
HH (new)	9.7	2.8	12.5

Loss Budgets

	TX Host	HL	HL	HL	HN	HN	HN	HH	HH	HL	HL	HL	HN	HN	HH	HL	HL	HN	HL
Current Cable Assembly	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D
Current RX Host	HL	HN	HH	HL	HN	HH	HL	HN	HL	HN	HH	HL	HN	HL	HL	HN	HL	HL	HL
Current TX Host	8.95	8.95	8.95	13.95	13.95	13.95	18.95	18.95	8.95	8.95	8.95	13.95	13.95	18.95	8.95	8.95	13.95	8.95	8.95
Current CA (conn-conn)	7.10	7.10	7.10	7.10	7.10	7.10	7.10	7.10	7.10	12.10	12.10	12.10	12.10	12.10	12.10	17.10	17.10	17.10	22.10
Current RX Host	8.95	13.95	18.95	8.95	13.95	18.95	8.95	13.95	8.95	13.95	18.95	8.95	13.95	8.95	8.95	13.95	8.95	8.95	8.95
Current Total	25.00	30.00	35.00	30.00	35.00	40.00	35.00	40.00	30.00	35.00	40.00	35.00	40.00	40.00	40.00	35.00	40.00	40.00	40.00
Proposed Cable Assembly	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D
Proposed RX Host	HL	HN	HH	HL	HN	HH	HL	HN	HL	HN	HH	HL	HN	HL	HL	HN	HL	HL	HL
Proposed TX Host	8.45	8.45	8.45	13.45	13.45	13.45	18.45	18.45	8.45	8.45	8.45	13.45	13.45	18.45	8.45	8.45	13.45	8.45	8.45
Proposed CA (conn-conn)	8.10	8.10	8.10	8.10	8.10	8.10	8.10	8.10	8.10	13.10	13.10	13.10	13.10	13.10	13.10	17.10	17.10	17.10	22.10
Proposed RX Host	8.45	13.45	18.45	8.45	13.45	18.45	8.45	13.45	8.45	13.45	18.45	8.45	13.45	8.45	8.45	13.45	8.45	8.45	8.45
Proposed Total	25.0	30.0	35.0	30.0	35.0	40.0	35.0	40.0	30.0	35.0	40.0	40.0	40.0	40.0	40.0	34.0	39.0	39.0	39.0

$$IL(conn - conn) = IL(TP1 - TP4) - IL(TP0d - conn) - IL(conn - TP5d)$$

$$IL(host) = IL(pkg) + IL(partial PCB) + IL(TP0d - conn)$$

- Proposed values with blue/green text are increased/decreased from current values.
  - CA-A, CA-B increase by 1 dB
  - TX/RX partial PCB for HL/HN/HH decrease by 0.5 dB (each)
- Limiting cases (40 dB total insertion loss) are highlighted in bold purple.