Cable Assembly TP1-TP4 Insertion Loss (Comment #233)

Nathan Tracy, Howard Heck, Megha Shanbhag

TE Connectivity

EVERY CONNECTION COUNTS









Agenda

- Introduction
- Cable Assembly Insertion Loss Data
- Insertion Loss Budgets & Host Impact
- Proposed Changes



Introduction

Comment #233


Cable assembly TP1-TP4 insertion loss specifications are proving challenging to meet when accounting for all sources of variation, specifically for the CA-A and CA-B cable assembly classes. A more manufacturable specification needs an additional 1 dB insertion loss to be allocated to the cable assembly for CA-A and CA-B.

Suggested Remedy

- In Table 179A-1 reduce the insertion loss allocation for host classes HL/HN/HH)by 0.5 dB.
- Increase the TP1-TP4 cable assembly insertion loss (Table 179-14) for CA-A from 19 dB to 20 dB, and for CA-B from 24 dB to 25 dB.
- Change the partial host PCB trace lengths in Table 179-19.
- In Table 179-7 change the values for Rpeak and J4u03 to account for the change in host loss.
- In Table 179-16 reduce the "Test H (high loss)" min/max test channel insertion loss values by 0.5 dB.
- In Table 179-14 change the Test H (high loss) cable assembly insertion loss for Host class HH to 24.5(min)-25.5(max) dB.
- In Table 179A-2 increase loss for Class A & B cables by 1 dB, reduce loss for Tp0d-TP2 & TP3-TP5d by 0.5 dB.




1.0m 26AWG & 1.0m 25AWG DAC, S_{DD21} @ 53.12GHz






Cable Assembly & Partial Host Loss



- 3 host classes. HL = 3 dB, HN = 8 dB, HH = 13 dB (maximum)
 - These are partial host losses. The full host loss includes an additional 5.95 dB.
 - HL/HN/HH = 8.95/13.95/18.95 dB (maximum)
- 4 CA classes: CA-A = 19 dB, CA-B = 24 dB, CA-C = 29 dB, CA-D = 34 dB (maximum)
- The 40 dB total budget constrains the allowed combinations of hosts and cable assemblies.

= TE

Current TP1-TP4 Loss Budgets





Host Loss Adjustment to Provide 1 dB Relief to CA-A & CA-B


- Needs: Reduce combined host loss by 1 dB.
- Analysis

Cable Assembly	Host Combination	Proposal
CA-A	HN+HN	Reduce HN by 0.5 dB
CAR	HN+HH	Reduce HH by 0.5 dB
CA-B	HL+HH	Reduce HL by 0.5 dB

- Proposed partial host & CA insertion loss:
 - HL = 3.5 dB, HN = 7.5 dB, HH = 12.5 dB
 - CA-A = 20 dB, CA-B = 25 dB, CA-C = 29 dB, CA-D = 34 dB
- Host physical design impact: Assume all reduction from host PCB.
 - 0.5 dB IL reduction ~10 mm trace length reduction on each host
 - depends on dielectric material, surface roughness and stackup/trace geometry



TP1-TP4 Loss Budgets with Proposed Changes





Summary for Proposed Insertion Loss Budget

TX Host	CA	RX Host	Partial TX Host	CA (TP1-TP4)	Partial RX Host	Total	
HL	CA-A	HL	2.5	20	2.5	25	
HL	CA-A	HN	2.5	20	7.5	30	
HL	CA-A	НН	2.5	20	12.5	35	
HN	CA-A	HL	7.5	20	2.5	30	
HN	CA-A	HN	7.5	20	7.5	35	
HN	CA-A	НН	7.5	20	12.5	40	
HH	CA-A	HL	12.5	20	2.5	35	No change
HH	CA-A	HN	12.5	20	7.5	40	
HL	CA-B	HL	2.5	25	2.5	30	
HL	CA-B	HN	2.5	25	7.5	35	
HL	CA-B	НН	2.5	25	12.5	40	
HN	CA-B	HL	7.5	25	2.5	35	
HN	CA-B	HN	7.5	25	7.5	40	
HH	CA-B	HL	12.5	25	2.5	40	
HL	CA-C	HL	2.5	29	2.5	34	
HL	CA-C	HN	2.5	29	7.5	39	-1 dB
HN	CA-C	HL	7.5	29	2.5	39	. 3.2
HL	CA-D	HL	2.5	34	2.5	39	





179.11

Table 179-16 —Cable assembly characteristics summary

Description	Reference	Value	Unit
Insertion loss at 53.125 GHz, <i>ILdd</i> (max) CA-A CA-B CA-C CA-D	179.11.2	19 20 24 25 29 34	dB dB dB dB

179.11.7.1 Table 179–18—Partial host channel model parameters per Host class

	I	Host clas	S	
Parameter Parame	HL	HN	нн	Units
Package class	A	В	В	_
Package transmission line 1 length, $z_p^{(1)}$	8	15	45	mm
Partial host PCB transmission line length, $z_p^{\text{(h)}}$	-9 -	-70	-60	mm

2 61 51

NOTE—For each host class, the sum of the differential insertion loss (ILdd) at 53.125 GHz of the partial host channel (excluding the device termination) and the reference mated test fixtures (see Equation (179B–5) and Figure 179A–1) is equal to the recommended maximum host channel insertion loss in 179A.4 for that host class.

179A.4

Table 179A-1—Recommended differential insertion loss limits at 53.125 GHz

	Host channels	1	TP0d to TP2 or TP3 to TP5d
Host class	Range (dB)		Max (dB)
Host-Low (HL)	4.45 to 8.95	8.45	12.75 12.25
Host-Nominal (HN)	4.45 to 13.95	13.45	17.75 17.25
Host-High (HH)	4.45 to 18.95	18.45	22.75 22.25


179A.5

Table 179A-2—Maximum Insertion loss budget values at 53.125 GHz

Link Configuration	ı	ILdd _{CA,max} (dB)	ILdd _{TP0d-TP2,max} (dB)	ILdd _{TP3-TP50} (dB)	l,max	ILdd _{MTFref} (dB)	ILdd _{Ch,max} (dB)
HH to HN	20	19 (CA-A)	22.75 22.25	17.75	17.25	9.75	40
HH to HL	25	24 (CA-B)	22.75 22.25	12.75	12.25	9.75	40
HN to HN	25	24 (CA-B)	17.75 17.25	1 7.75	17.25	9.75	40
HN to HL		29 (CA-C)	17.75 17.25	12.75	17.25	9.75	40
HL to HL		34 (CA-D)	12.75 12.25	1 2.75	12.25	9.75	40








NOTE 2 — The MCB and HCB ILdd allocations include the RF connector (up to the RF connector reference plane).

MCB = Module Compliance Board, 179B.3 HCB = Host Compliance Board, 179B.2 MCB Via = transition via to MDI connector on an MCB Host Via = transition via to MDI connector on a Host Channel Paddle/Wire Termination = transition structure(s) in a Cable Assembly not present on an HCB

Figure 179A–1—Host-Nominal to Host-Nominal, Cable assembly, and test fixture insertion loss at 53.125 GHz



Channel Max (TP0d-TP5d) ILdd = 40 dB @ 53.125 GHz = (24*17.75*17.75)-(2*9.75) Channel Max (TP0d-TP5d) ILdd = 40 dB @ 53.125 GHz = (2*13.95)*12.1

Figure 179A-2—HN-to-HN Channel Max (TP0d-TP5d) at 53.125 GHz

Channel Max (TP0d-TP5d) IIdd = 40 dB @ 53.125 GHz = (25+17.25+17.25)-(2*9.75)
Channel Max (TP0d-TP5d) IIdd = 40 dB @ 53.125 GHz = (2*13.45)+13.1



Proposed Changes

Table 179–7—Summary of transmitter specifications at TP2

Parameter	Reference	Value	Units
Linear fit pulse peak ratio, R_{peak} (min) Host class HL Host class HN Host class HH	179.9.4.1.2	0.45 6 0.34 5 TBD 0 .234	_ _ _
Output jitter (max) J _{RMS} EOJ ₀₃ J4u ₀₃	179.9.4.6	0.023 0.025	UI UI
Host class HL Host class HN Host class HH		0.12 0 0.12 4 TBD 0 .128	UI UI UI





Table 179-14—Interference tolerance test parameters

	Test L (low loss)	Test H (l	nigh loss)	
Parameter Parame	Min	Max	Min	Max	Units
Test pattern		PRB	S31Q		
Test channel insertion loss at 53.125 GHz ^a Host class HL Host class HN Host class HH	15.5 15.5 15.5	16.5 16.5 16.5	36.5 31.5 26.5	37.5 32.5 27.5	dB dB dB
Cable assembly insertion loss at 53.125 GHz Host class HL Host class HN Host class HH	15.5 15.5 15.5	16.5 16.5 16.5	33.5 28.5 23.5 24	34.5 29.5 34.5 25	dB dB .5 dB
COM _p	3	3	3	3	đΒ

_



Summary

To make the cable assembly insertion loss specifications more manufacturable, we propose to:

- add 1 dB to the TP1-TP4 insertion loss specifications for the CA-A and CA-B cable assembly classes.
- remove 0.5 dB from the host loss specifications for the HL/HN/HH host classes
 - with commensurate reductions in partial host insertion loss & PCB trace lengths



Detailed Loss Budgets (TP1-TP4)

Cable Assembly IL (dB)

_		
		TP1-TP4
	CA-A	19
Current	CA-B	24
ğΙ	CA-C	29
_	CA-D	34
р	CA-A	20
ose	CA-B	25
Proposed	CA-C	29
_	CA-D	34

Partial Host IL (dB)

		Pkg	PCB	Total
Ħ	HL	2.3	0.7	3.0
Current	HN	4.0	4.0	8.0
ರ	НН	9.7	3.3	13.0
eq	HL	2.3	0.2	2.5
Proposed	HN	4.0	3.5	7.5
Pro	НН	9.7	2.8	12.5

Loss Budgets

	TX Host	HL	HL	HL	HN	HN	HN	НН	HH	HL	HL	HL	HN	HN	НН	HL	HL	HN	HL
	Cable Assembly	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D							
	RX Host	HL	HN	НН	HL	HN	НН	HL	HN	HL	HN	НН	HL	HN	HL	HL	HN	HL	HL
'n	TX Package	2.3	2.3	2.3	4.0	4.0	4.0	9.7	9.7	2.3	2.3	2.3	4.0	4.0	9.7	2.3	2.3	4.0	2.3
urre	TX partial PCB	0.7	0.7	0.7	4.0	4.0	4.0	3.3	3.3	0.7	0.7	0.7	4.0	4.0	3.3	0.7	0.7	4.0	0.7
ច	CA (TP1-TP4)	19.0	19.0	19.0	19.0	19.0	19.0	19.0	19.0	24.0	24.0	24.0	24.0	24.0	24.0	29.0	29.0	29.0	34.0
	RX partial PCB	0.7	4.0	3.3	0.7	4.0	3.3	0.7	4.0	0.7	4.0	3.3	0.7	4.0	0.7	0.7	4.0	0.7	0.7
	RX Package	2.3	4.0	9.7	2.3	4.0	9.7	2.3	4.0	2.3	4.0	9.7	2.3	4.0	2.3	2.3	4.0	2.3	2.3
	Total	25.0	30.0	35.0	30.0	35.0	40.0	35.0	40.0	30.0	35.0	40.0	35.0	40.0	40.0	35.0	40.0	40.0	40.0
	TX Host	HL	HL	HL	HN	HN	HN	НН	НН	HL	HL	HL	HN	HN	НН	HL	HL	HN	HL
	TX Host Cable Assembly	HL CA-A	HL CA-A	HL CA-A	HN CA-A	HN CA-A	HN CA-A	HH CA-A	HH CA-A	HL CA-B	HL CA-B	HL CA-B	HN CA-B	HN CA-B	HH CA-B	HL CA-C	HL CA-C	HN CA-C	HL CA-D
9																			
sed	Cable Assembly	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D							
ose	Cable Assembly RX Host	CA-A HL	CA-A HN	CA-A HH	CA-A HL	CA-A HN	CA-A HH	CA-A HL	CA-A HN	CA-B HL	CA-B HN	CA-B HH	CA-B HL	CA-B HN	CA-B HL	CA-C HL	CA-C HN	CA-C HL	CA-D HL
ose	Cable Assembly RX Host TX Package	CA-A HL 2.3	CA-A HN 2.3	CA-A HH 2.3	CA-A HL 4.0	CA-A HN 4.0	CA-A HH 4.0	CA-A HL 9.7	CA-A HN 9.7	CA-B HL 2.3	CA-B HN 2.3	CA-B HH 2.3	CA-B HL 4.0	CA-B HN 4.0	CA-B HL 9.7	CA-C HL 2.3	CA-C HN 2.3	CA-C HL 4.0	CA-D HL 2.3
ose	Cable Assembly RX Host TX Package TX partial PCB	CA-A HL 2.3 0.2	CA-A HN 2.3 0.2	CA-A HH 2.3 0.2	CA-A HL 4.0 3.5	CA-A HN 4.0 3.5	CA-A HH 4.0 3.5	CA-A HL 9.7 2.8	CA-A HN 9.7 2.8	CA-B HL 2.3 0.2	CA-B HN 2.3 0.2	CA-B HH 2.3 0.2	CA-B HL 4.0 3.5	CA-B HN 4.0 3.5	CA-B HL 9.7 2.8	CA-C HL 2.3 0.2	CA-C HN 2.3 0.2	CA-C HL 4.0 3.5	CA-D HL 2.3 0.2
se	Cable Assembly RX Host TX Package TX partial PCB CA (TP1-TP4)	CA-A HL 2.3 0.2 20.0	CA-A HN 2.3 0.2 20.0	CA-A HH 2.3 0.2 20.0	CA-A HL 4.0 3.5 20.0	CA-A HN 4.0 3.5 20.0	CA-A HH 4.0 3.5 20.0	9.7 2.8 20.0	CA-A HN 9.7 2.8 20.0	CA-B HL 2.3 0.2 25.0	CA-B HN 2.3 0.2 25.0	CA-B HH 2.3 0.2 25.0	HL 4.0 3.5 25.0	HN 4.0 3.5 25.0	9.7 2.8 25.0	CA-C HL 2.3 0.2 29.0	CA-C HN 2.3 0.2 29.0	CA-C HL 4.0 3.5 29.0	CA-D HL 2.3 0.2 34.0
ose	Cable Assembly RX Host TX Package TX partial PCB CA (TP1-TP4) RX partial PCB	CA-A HL 2.3 0.2 20.0 0.2	CA-A HN 2.3 0.2 20.0 3.5	CA-A HH 2.3 0.2 20.0 2.8	CA-A HL 4.0 3.5 20.0 0.2	CA-A HN 4.0 3.5 20.0 3.5	CA-A HH 4.0 3.5 20.0 2.8	9.7 2.8 20.0 0.2	9.7 2.8 20.0 3.5	CA-B HL 2.3 0.2 25.0 0.2	CA-B HN 2.3 0.2 25.0 3.5	CA-B HH 2.3 0.2 25.0 2.8	CA-B HL 4.0 3.5 25.0 0.2	CA-B HN 4.0 3.5 25.0 3.5	9.7 2.8 25.0 0.2	CA-C HL 2.3 0.2 29.0 0.2	CA-C HN 2.3 0.2 29.0 3.5	CA-C HL 4.0 3.5 29.0 0.2	CA-D HL 2.3 0.2 34.0 0.2
ose	Cable Assembly RX Host TX Package TX partial PCB CA (TP1-TP4) RX partial PCB	CA-A HL 2.3 0.2 20.0 0.2 2.3	CA-A HN 2.3 0.2 20.0 3.5 4.0	CA-A HH 2.3 0.2 20.0 2.8 9.7	CA-A HL 4.0 3.5 20.0 0.2 2.3	CA-A HN 4.0 3.5 20.0 3.5 4.0	CA-A HH 4.0 3.5 20.0 2.8 9.7	CA-A HL 9.7 2.8 20.0 0.2 2.3	CA-A HN 9.7 2.8 20.0 3.5 4.0	CA-B HL 2.3 0.2 25.0 0.2 2.3	CA-B HN 2.3 0.2 25.0 3.5 4.0	CA-B HH 2.3 0.2 25.0 2.8 9.7	CA-B HL 4.0 3.5 25.0 0.2 2.3	CA-B HN 4.0 3.5 25.0 3.5 4.0	CA-B HL 9.7 2.8 25.0 0.2 2.3	CA-C HL 2.3 0.2 29.0 0.2 2.3	CA-C HN 2.3 0.2 29.0 3.5 4.0	CA-C HL 4.0 3.5 29.0 0.2 2.3	CA-D HL 2.3 0.2 34.0 0.2 2.3

0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | -1.0 | -1.0 | -1.0 | -1.0

- Proposed values with blue/green text are increased/decreased from current values.
 - CA-A, CA-B increase by 1 dB
 - TX/RX partial PCB for HL/HN/HH decrease by 0.5 dB (each)
- Limiting cases (40 dB total insertion loss) are highlighted in **bold purple**.

Total



Detailed Loss Budgets (Connector-Connector)

Cable Assembly IL (dB)

		TP1-TP4	Conn-Conn
_	CA-A	19.0	7.1
Current	CA-B	24.0	12.1
Ä	CA-C	29.0	17.1
Ĭ	CA-D	34.0	22.1
ъ	CA-A	20.0	8.1
ose	CA-B	25.0	13.1
Proposed	CA-C	29.0	17.1
•	CA-D	34.0	22.1

Fixture IL (dB)

TP0d/TP5d-conn 5.95

Partial Host IL (dB)s

		Pkg	PCB	Total
		(dB)	(dB)	(dB)
Ħ	HL	2.3	0.7	3.0
Current	HN	4.0	4.0	8.0
ō	НН	9.7	3.3	13.0
eq	HL	2.3	0.2	2.5
Proposed	HN	4.0	3.5	7.5
Pro	НН	9.7	2.8	12.5

Loss Budgets

	TX Host	HL	HL	HL	HN	HN	HN	НН	НН	HL	HL	HL	HN	HN	НН	HL	HL	HN	HL
	Cable Assembly	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D							
	RX Host	HL	HN	НН	HL	HN	НН	HL	HN	HL	HN	НН	HL	HN	HL	HL	HN	Ħ	HL
	TX Package	2.3	2.3	2.3	4.0	4.0	4.0	9.7	9.7	2.3	2.3	2.3	4.0	4.0	9.7	2.3	2.3	4.0	2.3
Ħ	TX partial PCB	0.7	0.7	0.7	4.0	4.0	4.0	3.3	3.3	0.7	0.7	0.7	4.0	4.0	3.3	0.7	0.7	4.0	0.7
rre	TP0d-Connector	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0
ភ	CA (conn-conn)	7.1	7.1	7.1	7.1	7.1	7.1	7.1	7.1	12.1	12.1	12.1	12.1	12.1	12.1	17.1	17.1	17.1	22.1
	Connector-TP5d	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0
	RX partial PCB	0.7	4.0	3.3	0.7	4.0	3.3	0.7	4.0	0.7	4.0	3.3	0.7	4.0	0.7	0.7	4.0	0.7	0.7
	RX Package	2.3	4.0	9.7	2.3	4.0	9.7	2.3	4.0	2.3	4.0	9.7	2.3	4.0	2.3	2.3	4.0	2.3	2.3
	Total	25.0	30.0	35.0	30.0	35.0	40.0	35.0	40.0	30.0	35.0	40.0	35.0	40.0	40.0	35.0	40.0	40.0	40.0

	TX Host	HL	HL	HL	HN	HN	HN	НН	НН	HL	HL	HL	HN	HN	НН	HL	HL	HN	HL
	Cable Assembly	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D							
	RX Host	HL	HN	НН	H	HN	НН	HL	HN	H	HN	НН	HL	HN	H	보	HN	HL	뵤
posed	TX Package	2.3	2.3	2.3	4.0	4.0	4.0	9.7	9.7	2.3	2.3	2.3	4.0	4.0	9.7	2.3	2.3	4.0	2.3
	TX partial PCB	0.2	0.2	0.2	3.5	3.5	3.5	2.8	2.8	0.2	0.2	0.2	3.5	3.5	2.8	0.2	0.2	3.5	0.2
	TP0d-Connector	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0
Š	CA (conn-conn)	8.1	8.1	8.1	8.1	8.1	8.1	8.1	8.1	13.1	13.1	13.1	13.1	13.1	13.1	17.1	17.1	17.1	22.1
_	Connector-TP5d	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0	6.0
	RX partial PCB	0.2	3.5	2.8	0.2	3.5	2.8	0.2	3.5	0.2	3.5	2.8	3.5	3.5	0.2	0.2	3.5	0.2	0.2
	RX Package	2.3	4.0	9.7	2.3	4.0	9.7	2.3	4.0	2.3	4.0	9.7	4.0	4.0	2.3	2.3	4.0	2.3	2.3
	Total	25.0	30.0	35.0	30.0	35.0	40.0	35.0	40.0	30.0	35.0	40.0	40.0	40.0	40.0	34.0	39.0	39.0	39.0

IL(conn - conn) = IL(TP1 - TP4) - IL(TP0d - conn) - IL(conn - TP5d)

- Proposed values with blue/green text are increased/decreased from current values.
 - CA-A, CA-B increase by 1 dB
 - TX/RX partial PCB for HL/HN/HH decrease by 0.5 dB (each)
- Limiting cases (40 dB total insertion loss) are highlighted in bold purple.



Loss Budgets (Connector-Connector)

Cable Assembly IL (dB)

		TP1-TP4	Conn-Conn
JГ	CA-A	19.0	7.1
nuceur	CA-B	24.0	12.1
Ţ	CA-C	29.0	17.1
Ĺ	CA-D	34.0	22.1
5	CA-A	20.0	8.1
ose	CA-B	25.0	13.1
Lobosea	CA-C	29.0	17.1
Ľ	CA-D	34.0	22.1

Fixture IL (dB)

TP0d/TP5d-conn	5.95

Partial Host IL (dB)

	Pkg (dB)	PCB (dB)	Total (dB)
HL	2.3	0.7	3.0
HN	4.0	4.0	8.0
HH	9.7	3.3	13.0
HL (new)	2.3	0.2	2.5
HN (new)	4.0	3.5	7.5
HH (new)	9.7	2.8	12.5

Loss Budgets

	TX Host	HL	HL	HL	HN	HN	HN	НН	НН	H	HL	HL	HN	HN	НН	HL	HL	HN	H
	Cable Assembly	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D							
ŭ	RX Host	HL	HN	НН	HL	HN	НН	HL	HN	H	HN	НН	HL	HN	HL	H	HN	HL	HL
Ī	TX Host	8.95	8.95	8.95	13.95	13.95	13.95	18.95	18.95	8.95	8.95	8.95	13.95	13.95	18.95	8.95	8.95	13.95	8.95
ច	CA (conn-conn)	7.10	7.10	7.10	7.10	7.10	7.10	7.10	7.10	12.10	12.10	12.10	12.10	12.10	12.10	17.10	17.10	17.10	22.10
	RX Host	8.95	13.95	18.95	8.95	13.95	18.95	8.95	13.95	8.95	13.95	18.95	8.95	13.95	8.95	8.95	13.95	8.95	8.95
	Total	25.00	30.00	35.00	30.00	35.00	40.00	35.00	40.00	30.00	35.00	40.00	35.00	40.00	40.00	35.00	40.00	40.00	40.00

	TX Host	HL	HL	HL	HN	HN	HN	НН	НН	HL	HL	HL	HN	HN	НН	HL	HL	HN	HL
Proposed	Cable Assembly	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-A	CA-B	CA-B	CA-B	CA-B	CA-B	CA-B	CA-C	CA-C	CA-C	CA-D
	RX Host	HL	HN	НН	HL	HN	НН	HL	HN	HL	HN	НН	HL	HN	HL	HL	HN	HL	HL
	TX Host	8.45	8.45	8.45	13.45	13.45	13.45	18.45	18.45	8.45	8.45	8.45	13.45	13.45	18.45	8.45	8.45	13.45	8.45
	CA (conn-conn)	8.10	8.10	8.10	8.10	8.10	8.10	8.10	8.10	13.10	13.10	13.10	13.10	13.10	13.10	17.10	17.10	17.10	22.10
	RX Host	8.45	13.45	18.45	8.45	13.45	18.45	8.45	13.45	8.45	13.45	18.45	13.45	13.45	8.45	8.45	13.45	8.45	8.45
	Total	25.0	30.0	35.0	30.0	35.0	40.0	35.0	40.0	30.0	35.0	40.0	40.0	40.0	40.0	34.0	39.0	39.0	39.0

$$IL(conn - conn) = IL(TP1 - TP4) - IL(TP0d - conn) - IL(conn - TP5d)$$

 $IL(host) = IL(pkg) + IL(partial PCB) + IL(TP0d - conn)$

Proposed values with blue/green text are increased/decreased from current values.

- CA-A, CA-B increase by 1 dB
- TX/RX partial PCB for HL/HN/HH decrease by 0.5 dB (each)
- Limiting cases (40 dB total insertion loss) are highlighted in bold purple.