

MEDIA TEK

Floating Tap Feed Forward Equalization (FFE) for COM

Tobey P.-R. Li

MediaTek

IEEE P802.3dj Task Force

Aug 17th, 2023

Contributors

- **Richard Mellitz, Samtec**
- **Adam Gregory, Samtec**

Outline


- ❑ **Background and Introduction**
- ❑ **COM Reference Model**
- ❑ **COM Experiment**
- ❑ **Proposed Change to COM**

Background and Introduction

- **Directions of reference receiver taken at the July 2023 Plenary meeting**
 - Strong support of direction of the RXFFE changes to Annex 93A (COM) in [mellitz_3dj_01a_2307](#) slides 6, 7, and 8
 - Strong support of the direction of a RXFFE based reference RX to the 200G/lane AUI C2M and AUI C2C
 - See straw poll #1 & #9, [motions_3cwdfdj_2307](#)
- **Most of the existing works evaluate 802.3dj baseline with reference receiver architecture of “1-tap DFE + FFE”, but with 2 different settings**
 - FFE fixed taps only → Require longer equalization to cover far-end reflections
 - FFE fixed taps + DFE floating taps → COM 4.1beta2 doesn't support FFE floating taps
- **This presentation invokes the TF to adopt a simple and general receiver architecture in simulator**


COM Reference Model Proposed in [mellitz_3dj_01a_2307](#)

- Receiver equalization functionality in COM 4.1beta2
 - Fixed tap equalization: DFE/FFE
 - Floating tap equalization: DFE only



COM Reference Model Proposal

- Proposed change: Move the floating taps from DFE to FFE function
- No changes to the algorithms for determining FFE coefficients and floating tap locations



Reference Parameter Highlights

- COM 4.1beta2 used, test channels and spreadsheet in [appendix](#)
 - AUIs C2C and C2M are evaluated
 - MM-CDR
- Exploratory of reference RX architecture

		COM 4.1beta2		Proposed change		
		[802.3ck] "Multi-Tap DFE" RX		"1-Tap DFE + FFE" RX		
		DFE-Fix + DFE-Float	FFE-Fix + DFE-Float	FFE-Fix	FFE-Fix + FFE-Float	
Fixed Tap	DFE Fixed Tap	N_b	24	1	1	
	FFE Fixed Tap	ffe_pre_tap_len	0	4	4	4
ffe_post_tap_len		0	24	60	24	
Floating Tap	DFE Floating Tap	N_bg	6	6	0	0
		N_bf	3	3	-	-
		N_f	60	60	-	-
	FFE Floating Tap	ffeflt_tap_N_bg	NA	NA	NA	6 Groups
ffeflt_tap_N_bf		NA	NA	NA	3 Taps per groups	
ffeflt_tap_N_f		NA	NA	NA	60 UI span	
RX Architecture Option		I	II	III	IV	



** Experimental parameters for floating FFE taps, not implemented in COM4.1beta2*

Direction of Reference Receiver Architecture

- FFE-based receiver can outperform DFE-based receiver with less signal swing reduction, regardless of using option II, III, or IV
- Highly reflective channels have shown obvious COM difference among option II, III, and IV

** Number of post-taps*

Option I	24 fixed DFE tap + 18 floating DFE tap
Option II	1 fixed DFE tap + 24 fixed FFE tap + 18 floating DFE tap
Option III	1 fixed DFE tap + 60 fixed FFE tap
Option IV	1 fixed DFE tap + 24 fixed FFE tap + 18 floating FFE tap





Major Concerns with FFE-based RX Architecture

- Highly possible to overestimate/underestimate the performance of short and highly reflective channels
- Inherent behavior difference between DFE and FFE floating taps, e.g., noise enhancement
 - Additional run time in searching floating tap location is required for option IV, as compared to option III, but it is minor
 - Subtraction vs convolution
- Requirement of adopting reasonable spec value in baseline equalization
 - With the same UI span, power dissipation between option III and IV can be huge
- Requirement of using representative and general receiver architecture as reference model for 200Gbps/lane design

* Number of post-taps

Option II	1 fixed DFE tap + 24 fixed FFE tap + 18 floating DFE tap
Option III	1 fixed DFE tap + 60 fixed FFE tap
Option IV	1 fixed DFE tap + 24 fixed FFE tap + 18 floating FFE tap



Summary & Proposal

- **Different FFE-based receiver architectures can overestimate or underestimate performance, especially for highly reflective channels**
- **Propose to add the FFE floating taps into COM for baseline evaluation**
 - Requirement of using representative and general architecture as COM reference model
 - Requirement of adopting reasonable spec value in baseline equalization
- **Next step**
 - **Explore algorithms for optimizing FFE coefficients**
 - Current methodology determines the FFE coefficients without the consideration of noise distribution
 - Different algorithms may affect the DFE tap-1 coefficient → affect MLSE gain as well

Appendix

Channel List

Application	Contribution
C2M	<u>rabinovich_3df_01_2209</u>
	<u>rabinovich_3df_02_2209</u>
	<u>rabinovich_3dj_02_230116</u>
	<u>rabinovich_3dj_03_230116</u>
	<u>Shanbhag_3dj_03_2305</u>
	<u>akinwale_3dj_02_2307</u>
	<u>akinwale_3dj_03_2307</u>
	<u>akinwale_3dj_04_2307</u>
	<u>lim_3dj_01_230629</u>
	<u>lim_3dj_02_230629</u>
C2C	<u>mellitz_3dj_elec_01_230504</u>

Example COM Configuration for 200Gbps/Lane C2M

Table 93A-1 parameters				I/O control			Table 93A-3 parameters			
Parameter	Setting	Units	Information			Parameter	Setting	Units		
f_b	106.25	Gbd		DIAGNOSTICS	0	logical	package_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]		
f_min	0.05	GHz		DISPLAY_WINDOW	0	logical	package_tl_tau	0.00644805	ns/mm	
Delta_f	0.01	GHz		CSV_REPORT	0	logical	package_Z_c	*92 92 ; 70 70; 80 80; 100 100	Ohm	
C_d	[0.4e-4 0.9e-4 1.1e-4 0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	RESULT_DIR	.\results\CAKR_{date}\					
L_s	[0.13 0.15 0.14; 0.13 0.15 0.14]	nH	[TX RX]	SAVE_FIGURES	0	logical				
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	Port Order	[1 3 2 4]					
z_p select	[1 2]		[test cases to run]	RUNTAG	CAKR_RCos_eval					
z_p (TX)	[15 30 45; 1 1 1; 1 1 1; 0.5 0.5 0.5]	mm	[test cases]	COM_CONTRIBUTION	0	logical				
z_p (NEXT)	[8 8 8; 0 0 0; 0 0 0; 0 0 0]	mm	[test cases]	Operational						
z_p (FEXT)	[15 30 45; 1 1 1; 1 1 1; 0.5 0.5 0.5]	mm	[test cases]	ERL Pass threshold	9.7	dB				
z_p (RX)	[8 8 8; 0 0 0; 0 0 0; 0 0 0]	mm	[test cases]	COM Pass threshold	3	dB				
PKG_Tx_FFE_preset	0			DER_0	1.33E-05					
C_p	[0.5e-4 0.5e-4]	nF	[TX RX]	T_0	4.00E-03	ns				
R_0	50	Ohm		FORCE_TR	1	logical				
R_d	[50 50]	Ohm	[TX RX]	PMD_type	C2C					
A_v	0.413	V	vp/vf=	EW	1					
A_fe	0.413	V	vp/vf=	TDR and ERL options		logical				
A_ne	0.45	V		TDR	1	logical				
L	4			ERL	1	logical				
M	32			ERL_ONLY	0	ns				
filter_and Eq				TR_TDR	0.01					
f_r	0.75	*fb		N	2000	logical				
c(0)	0.54	min		TDR Butterworth	1					
c(-1)	[-0.4;0.02;0]		[minstep:max]	beta_x	0					
c(-2)	[0;0.02;0.2]		[minstep:max]	rho_x	0.618					
c(-3)	[-0.04;0.02;0]		[minstep:max]	TDR_W_TXPKG	0	UI				
c(-4)	[0;0.02;0.02]		[minstep:max]	N_bx	0					
c(1)	[-0.12;0.02;-0.04]		[minstep:max]	fixture delay time	[0 0]					
N_b	1	UI		Tukey_Window	1					
b_max(1)	0.75	As/dfe1		Noise_jitter	1					
b_max(2..N_b)	[0.3 0.2 *ones(1,22)]	As/dfe2..N_b		sigma_RJ	0.01	UI				
b_min(1)	0	As/dfe1		A_DD	0.02	UI				
b_min(2..N_b)	[-0.2 -0.2 *ones(1,22)]	As/dfe2..N_b		eta_0	1.25E-08	V ² /GHz				
g_DC	[-20;1.0]	dB	[minstep:max]	SNR_TX	33	dB				
f_z	42.5	GHz		R_LM	0.95					
f_p1	42.5	GHz		Enforce Causality	1					
f_p2	106.25	GHz		S-parameter magnitude extrapolation policy	trend_to_DC					
g_DC_HP	[-6;1.0]		[minstep:max]	Filter: RxFFE						
f_HP_PZ	1.328125	GHz		ffe_pre_tap_len	4	UI				
Butterworth	1	logical	include in fr	ffe_post_tap_len	24	UI				
Raised_Cosine	0	logical	include in fr	ffe_tap_step_size	0					
RC_Start	6.70E+10	Hz	start freq for RCos	ffe_main_cursor_min	0.7					
RC_end	7.97E+10	Hz	end freq for RCos	ffe_pre_tap1_max	0.7					
sample_adjustment	[0 0]	phase		ffe_post_tap1_max	0.7					
ts_anchor	0			ffe_tapn_max	0.7					
				ffe_backoff	0					
				ffe_fit_tap_N_bg	6	0 1 2 or 3 groups				
				ffe_fit_tap_N_bf	3	taps per group				
				ffe_fit_tap_N_f	60	UI span for floating taps				

Thank you

Questions and Discussions