

# Floating Tap Feed Forward Equalization (FFE) for COM

Tobey P.-R. Li

MediaTek

IEEE P802.3dj Task Force

Aug 17<sup>th</sup>, 2023

# **Contributors**

- Richard Mellitz, Samtec
- Adam Gregory, Samtec

### Outline

- **D** Background and Introduction
- **COM** Reference Model
- **COM Experiment**
- **D** Proposed Change to COM

# **Background and Introduction**

- Directions of reference receiver taken at the July 2023 Plenary meeting
  - Strong support of direction of the RXFFE changes to Annex 93A (COM) in mellitz\_3dj\_01a\_2307 slides 6, 7, and 8
  - Strong support of the direction of a RXFFE based reference RX to the 200G/lane AUI C2M and AUI C2C
  - See straw poll #1 & #9, motions\_3cwdfdj\_2307
- Most of the existing works evaluate 802.3dj baseline with reference receiver architecture of "1-tap DFE + FFE", but with 2 different settings
  - FFE fixed taps only  $\rightarrow$  Require longer equalization to cover far-end reflections
  - FFE fixed taps + DFE floating taps  $\rightarrow$  COM 4.1beta2 doesn't support FFE floating taps
- This presentation invokes the TF to adopt a simple and general receiver architecture in simulator

### COM Reference Model Proposed in mellitz\_3dj\_01a\_2307

- Receiver equalization functionality in COM 4.1beta2
  - Fixed tap equalization: DFE/FFE
  - Floating tap equalization: DFE only



# **COM Reference Model Proposal**

- **Proposed change: Move the floating taps from DFE to FFE function** ٠
- No changes to the algorithms for determining FFE coefficients and floating tap locations ٠



# **Reference Parameter Highlights**

- COM 4.1beta2 used, test channels and spreadsheet in appendix
  - AUIs C2C and C2M are evaluated
  - MM-CDR

• Explor	ratory of reference	e RX architect	ure	Proposed change		
			[802.3ck] "Multi-Tap	DFE" RX "1	L-Tap DFE + FF	E" RX
		Parameter	DFE-Fix + DFE-Float	FFE-Fix + DFE-Float	FFE-Fix	FFE-Fix + FFE-Float
	DFE Fixed Tap	N_b	24	1	1	1
Fixed Tap -	FFF Fixed Tex	ffe_pre_tap_len	0	4	4	4
		ffe_post_tap_len	0	24	60	24
		N_bg	6	6	0	0
	DFE Floating Tap	N_bf	3	3	-	-
Floating Ten		N_f	60	60	-	-
Floating lap -		ffe_flt_tap_N_bg	NA	NA	NA	6 Groups
	FFE Floating Tap	ffe_flt_tap_N_bf	NA	NA	NA	3 Taps per groups
		ffe_flt_tap_N_f	NA	NA	NA	60 UI span
	RX Arc	hitecture Option	I	II	111	IV

#### \* Experimental parameters for floating FFE taps, not implemented in COM4.1beta2

# **Direction of Reference Receiver Architecture**

- FFE-based receiver can outperform DFE-based receiver with less signal swing reduction, regardless of using option II, III, or IV
- Highly reflective channels have shown obvious COM difference among option II, III, and IV

Option I	24 fixed DFE tap + 18 floating DFE tap							
Option II	1 fixed DFE tap + 24 fixed FFE tap + 18 floating DFE tap							
Option III	1 fixed DFE tap + 60 fixed FFE tap							
Option IV	1 fixed DFE tap + 24 fixed FFE tap + 18 floating FFE tap							



\* Number of post-taps

# **Major Concerns with FFE-based RX Architecture**

- Highly possible to overestimate/underestimate the performance of short and highly reflective channels
- Inherent behavior difference between DFE and FFE floating taps, e.g., noise enhancement
  - Additional run time in searching floating tap location is required for option IV, as compared to option III, but it is minor
  - Subtraction vs convolution
- Requirement of adopting reasonable spec value in baseline equalization
  - With the same UI span, power dissipation between option III and IV can be huge
- Requirement of using representative and general receiver architecture as reference model for 200Gbps/lane design

\* Number of post-taps

Option II	1 fixed DFE tap + 24 fixed FFE tap + 18 floating DFE tap
Option III	1 fixed DFE tap + 60 fixed FFE tap
Option IV	1 fixed DFE tap + 24 fixed FFE tap + 18 floating FFE tap





# **Summary & Proposal**

- Different FFE-based receiver architectures can overestimate or underestimate performance, especially for highly reflective channels
- Propose to add the FFE floating taps into COM for baseline evaluation
  - Requirement of using representative and general architecture as COM reference model
  - Requirement of adopting reasonable spec value in baseline equalization
- Next step
  - Explore algorithms for optimizing FFE coefficients
    - Current methodology determines the FFE coefficients without the consideration of noise distribution
    - Different algorithms may affect the DFE tap-1 coefficient  $\rightarrow$  affect MLSE gain as well



# **Channel List**

Application	Contribution				
	rabinovich_3df_01_2209				
	rabinovich_3df_02_2209				
	rabinovich_3dj_02_230116				
	rabinovich_3dj_03_230116				
	Shanbhag_3dj_03_2305				
CZM	akinwale_3dj_02_2307				
	akinwale_3dj_03_2307				
	akinwale_3dj_04_2307				
	lim_3dj_01_230629				
	lim_3dj_02_230629				
C2C	mellitz_3dj_elec_01_230504				

# **Example COM Configuration for 200Gbps/Lane C2M**

Table 93A-1 parameters				I/O control				Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical		Parameter	Setting	Units
f_b •	106.25	GBd		DISPLAY_WINDOW	0	logical		package_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]	
f_min	0.05	GHz		CSV_REPORT	0	logical		package_tl_tau	0.00644805	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\results\CAKR_{date}\			package_Z_c	92 92 ; 70 70; 80 80; 100 100	Ohm
C_d	[0.4e-4 0.9e-4 1.1e-4;0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical				
L_s	[0.13 0.15 0.14; 0.13 0.15 0.14 ]	nH	[TX RX]	Port Order	[1324]			Parameter	Setting	
Cb	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	CAKR RCos eva			board tl gamma0 a1 a2	[0 6.44084e-4 3.6036e-05]	1.5 db/in @ 56G
z_p select	[12]		[test cases to run]	COM_CONTRIBUTION	0	logical		board_tl_tau	5.790E-03	ns/mm
z_p (TX)	[15 30 45; 1 1 1; 1 1 1; 0.5 0.5 0.5]	mm	[test cases]	Operational				board_Z_c	100	Ohm
z_p (NEXT)	[888;000;000;000]	mm	[test cases]	ERL Pass threshold	9.7	dB		z_bp (TX)	125	mm
z_p (FEXT)	[15 30 45; 1 1 1; 1 1 1; 0.5 0.5 0.5]	mm	[test cases]	COM Pass threshold	3	db		z_bp (NEXT)	0	mm
z_p (RX)	[8 8 8; 0 0 0; 0 0 0; 0 0 0]	mm	[test cases]	DER_0	1.33E-05			z_bp (FEXT)	125	mm
PKG_Tx_FFE_preset	0			T_r	4.00E-03	ns		z_bp (RX)	0	mm
C_p	[0.5e-4 0.5e-4]	nF	[TX RX]	FORCE_TR	1	logical		C_0	[0.2e-4 0]	nF
R_0	50	Ohm		PMD_type	C2C			C_1	[0.2e-4 0]	nF
R_d	[ 50 50]	Ohm	[TX RX]	EW	1			Include PCB	0	logical
A_v	0.413	V	vp/vf=	TDR and ERL options		logical				
A_fe	0.413	V	vp/vf=	TDR	1	logical				
A_ne	0.45	V		ERL	1	logical		Seletions (rectangle, gaussian, dual_rayleigh, triangle		
L I	4			ERL_ONLY	0	ns		Histogram_Window_Weight	gaussian	selection
M	32			TR_TDR	0.01			Qr	0.02	UI
filter and Eq				N	2000	logical				
f_r •	0.75	*fb		TDR_Butterworth	1	-				
c(0)	0.54		min	beta_x	0			ICN parameters		
c(-1)	[-0.4:0.02:0]		[min:step:max]	rho_x	0.618			f_v	0.594	Fb
c(-2)	[0:.02:0.2]		[min:step:max]	TDR_W_TXPKG	0	UI		f_f	0.594	Fb
c(-3)	[-0.04:.02:0]		[min:step:max]	N_bx	0			f_n	0.594	Fb
c(-4)	[0:.02:0.02]		[min:step:max]	fixture delay time	[00]			f_2	79.688	GHz
c(1)	[-0.12:0.02:0.04]		[min:step:max]	Tukey_Window	1			A_ft	0.450	V
N_b	1	UI		Noise, jitter				A_nt	0.450	V
b_max(1)	0.75		As/dffe1	sigma_RJ	0.01	UI				
b_max(2N_b)	[0.3 0.2*ones(1,22)]		As/dfe2N_b	A_DD •	0.02	UI		Floating Tap Control		
b_min(1)	0		As/dffe1	eta_0	1.25E-08	V <sup>2</sup> /GHz		N_bg	0	0 1 2 or 3 groups
b_min(2N_b)	[-0.2 -0.2*ones(1,22)]		As/dfe2N_b	SNR_TX	33	dB		N_bf	3	taps per group
g_DC	[-20:1:0]	dB	[min:step:max]	R_LM	0.95			N_f	60	UI span for floating taps
f_z	42.5	GHz						bmaxg	0.2	max DFE value for floating taps
f_p1	42.5	GHz		Enforce Causality	1					
f_p2	106.25	GHz		S-parameter magnitude extrapolation policy	trend_to_DC			MLSE	0	logical
g_DC_HP	[-6:1:0]		[min:step:max]							
f_HP_PZ	1.328125	GHz		Filter: RxFFE				Receiver testing		
Butterworth	1	logical	include in fr	ffe_pre_tap_len	4	UI		RX_CALIBRATION	0	logical
Raised_Cosine	0	logical	include in fr	ffe_post_tap_len	24	UI		Sigma BBN step	5.00E-03	V
RC_Start	6.70E+10	Hz	start freq for RCos	ffe_tap_step_size	0					
RC_end	7.97E+10	Hz	end freq for RCos	ffe_main_cursor_min	0.7					
				ffe_pre_tap1_max	0.7					
sample_adjustment	[0 0]	phase		ffe_post_tap1_max	0.7					
ts_anchor	0			ffe_tapn_max	0.7					
				ffe_backoff	0					
				ffe_flt_tap_N_bg	6	012 or 3	groups			
				ffe_flt_tap_N_bf	3	taps per g	roup			
				ffe_fit_tap_N_f	60	UI span f	or floating	taps		

# **Example COM Configuration for 200Gbps/Lane C2C**

Table 93A-1 parameters				I/O control				Table 93A-3 parameters		
Parameter	Setting	Units	Information	DIAGNOSTICS	0	logical	1	Parameter	Setting	Units
f_b	106.25	GBd		DISPLAY_WINDOW	0	logical		package_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]	
f_min	0.05	GHz		CSV_REPORT	0	logical		package_tl_tau	0.00644805	ns/mm
Delta_f	0.01	GHz		RESULT_DIR	.\results\CAKR_{date}\	-		package_Z_c	[92 92 ; 70 70; 80 80; 100 100]	Ohm
Cd	[0.4e-4 0.9e-4 1.1e-4 0.4e-4 0.9e-4 1.1e-4 ]	nF	[TX RX]	SAVE FIGURES	0	logical				
L_s	[0.13 0.15 0.14; 0.13 0.15 0.14 ]	nH	[TX RX]	Port Order	[1324]			Parameter	Setting	
СЬ	[0.3e-4 0.3e-4 ]	nF	[TX RX]	RUNTAG	CAKR RCos eval			board tl gamma0 a1 a2	[0 6.44084e-4 3.6036e-05]	1.5 db/in @ 56G
z p select	[12]		[test cases to run]	COM CONTRIBUTION	0	logical		board tI tau	5.790E-03	ns/mm
z_p (TX)	[13 31; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	Operational				board_Z_c	100	Ohm
z_p (NEXT)	[11 29; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	ERL Pass threshold	9.7	dB		z_bp (TX)	125	mm
z_p (FEXT)	[13 31; 1 1; 1 1; 0.5 0.5]	mm	[test cases]	COM Pass threshold	3	db		z_bp (NEXT)	0	mm
z_p (RX)	[1129;11;11;0.50.5]	mm	[test cases]	DER_0	1.33E-05			z_bp (FEXT)	125	mm
PKG_Tx_FFE_preset	0			T_T	4.00E-03	ns		z_bp (RX)	0	mm
C_p	[0.5e-4 0.5e-4]	nF	[TX RX]	FORCE_TR	1	logical		C_0	[0.2e-4 0]	nF
R_0	50	Ohm		PMD_type	C2C			C_1	[0.2e-4 0]	nF
R_d	[ 50 50]	Ohm	[TX RX]	EW	1			Include PCB	0	logical
A_v	0.413	V	vp/vf=	TDR and ERL options		logical	1			
A_fe	0.413	V	vp/vf=	TDR	1	logical				
A_ne	0.45	V		ERL	1	logical		Seletions (rectangle, gaussian, dual_rayleigh, triangle		
L	4			ERL_ONLY	0	ns		Histogram_Window_Weight	gaussian	selection
м	32			TR_TDR	0.01			Qr	0.02	UI
filter and Eq				N	2000	logical				
f_r •	0.75	*fb		TDR_Butterworth	1					
c(0)	0.54		min	beta_x	0			ICN parameters		
c(-1)	[-0.4:0.02:0]		[min:step:max]	rho_x	0.618			f_v	0.594	Fb
c(-2)	[0:.02:0.2]		[min:step:max]	TDR_W_TXPKG	0	UI		f_f	0.594	Fb
c(-3)	[-0.04:.02:0]		[min:step:max]	N_bx	0			f_n	0.594	Fb
c(-4)	[0:.02:0.02]		[min:step:max]	fixture delay time	[00]			f_2	79.688	GHz
c(1)	[-0.12:0.02:0.04]		[min:step:max]	Tukey_Window	1			A_ft	0.450	v
N_b •	1	UI		Noise, jitter				A_nt	0.450	v
b_max(1) =	0.85		As/dffe1	sigma_RJ	0.01	UI				
b_max(2N_b) =	[0.3 0.2*ones(1,22)]		As/dfe2N_b	A_DD	0.02	UI		Floating Tap Control		
b_min(1) =	0		As/dffe1	eta_0	8.20E-09	V^2/GHz		N_bg	0	0 1 2 or 3 groups
b_min(2N_b) =	[-0.2 -0.2*ones(1,22)]		As/dfe2N_b	SNR_TX	33	dB		N_bf	3	taps per group
g_DC	[-20:1:0]	dB	[min:step:max]	R_LM	0.95			N_f	60	UI span for floating taps
f_z	42.5	GHz						bmaxg	0.2	max DFE value for floating taps
f_p1	42.5	GHz		Enforce Causality	1					
f_p2	106.25	GHz		S-parameter magnitude extrapolation policy	trend_to_DC			MLSE	0	logical
g_DC_HP	[-6:1:0]		[min:step:max]	-11			_			
f_HP_PZ	1.328125	GHz		Filter: RxFFE				Receiver testing		
Butterworth	1	logical	include in fr	ffe_pre_tap_len	4	UI		RX_CALIBRATION	0	logical
Raised_Cosine	0	logical	include in fr	ffe_post_tap_len	24	UI		Sigma BBN step	5.00E-03	V
RC_Start	6.70E+10	Hz	start freq for RCos	ffe_tap_step_size	0					
RC_end	7.97E+10	Hz	end freq for RCos	ffe_main_cursor_min	0.7					
				ffe_pre_tap1_max	0.7					
sample_adjustment	[0 0]	phase		ffe_post_tap1_max	0.7					
ts_anchor	0			ffe_tapn_max	0.7					
				 ffe_backoff	0					
				 ffe_flt_tap_N_bg	6	012 or 3	groups			
L				 ffe_flt_tap_N_bf	3	taps per gr	oup			
				ffe_fit_tap_N_f	60	UI span for	floating ta	ps		

**Thank you** Questions and Discussions