

For Reference: Transmitter Training Proposal for 256GFC

Anil Mehta, Ramana Murty, John Johnson

August 2023



Supporters

Cathy Liu - Broadcom Jeff Slavick – Broadcom Kent Lusted – Intel Luz Osorio - Ciena





- Electrical Link Training is a topic in industry for 200-256G/lane rates
- There has been interest in the transmitter training discussions occurring in INCITS FC
- This information is provided to the IEEE P802.3dj Task Force as potential reference material for Ethernet



Link training for Electrical/Optical Interfaces









Re-Timer/Module/ASIC State Machines

- Host End(HE) Side closest to Host ASIC
- Optical End(OE)– Side closest to Optical Fibre
- Separate State Diagrams for HE and OE State Machines
- Rx_TTS_Status[15] from the Host ASIC used to go into flow through mode on Re-Timers and Modules in the path



Currently Defined Training Frame Control Field with Proposed New Bits

Bit(s)	Name	Description		
15:14	Reserved	Transmit as 0, ignore on receipt		
13:11	Initial condition request	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
10	Reserved	Transmit as 0, ignore on receipt	eipt	
9:8	Modulation and precoding request	9 8 1 1 = PAM4 with precoding 1 0 = PAM4 0 1 = Reserved 0 0 = PAM2		
7:5	Reserved	Transmit as 0, ignore on receipt	6:HostEnd Train	
4:2	Coefficient select	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	5:OpticalEnd Train	
1:0	Coefficient request	$\begin{array}{cccc} 1 & 0 \\ 1 & 1 & = \text{No equalization} \\ 1 & 0 & = \text{Decrement} \\ 0 & 1 & = \text{Increment} \\ 0 & 0 & = \text{Hold} \end{array}$		

Table 162–9—Control field structure



Currently Defined Training Frame Status Field with proposed New Bits

Table 19 - 64GFC Training Frame Status field

Bits	Field name	Content	Change name to LinkTrainComplete(Used to Signal
15 <u>.</u>	Receiver Ready	Set to one: training is complete and receiver is ready for data. Set to zero: request for Training to continue.	Completion of Training on the entire Link)
14 <u>.</u>	SN.	Set to one: transmitter has not completed LSN. Set to zero: transmitter has completed LSN.	
13	Reserved	Transmit as zero, ignore on receipt.	HostEndTrainComplete
12	TF.	Set to one: transmitter is operating with Fixed Coefficients. Set to zero: transmitter coefficients may be trained by the receiver.	
11-10 <u></u>	Modulation and Precoding Status	Set to 11b: PAM4 with precoding. Set to 10b: PAM4. Set to 01b: reserved Set to 00b: PAM2	
9.	Receiver frame lock	Set to one: frame boundaries identified. Set to zero: frame boundaries not identified.	
8	Initial Condi- tion Status	Set to one: updated. Set to zero: not updated.	
7.	Parity	Parity bit to provide DC balance.	OnticalEndTrainComplete
6	Reserved	Transmit as zero, ignore on receipt.	
5-3 <u></u>	Coefficient Select Echo	Set to 110b: c(-2) Set to 111b: c(-1) Set to 000b: c(0) Set to 001b: c(1)	
2-0_	Coefficient Status	Set to 111b: reserved Set to 110b: coefficient at limit and maximum voltage Set to 101b: reserved Set to 100b: maximum voltage Set to 011b: coefficient not supported Set to 010b: coefficient at limit Set to 001b: updated Set to 000b: not updated	

Host ASIC State Machine



Tx_TrainCmd = Tx_TTS_Control[5] Tx_TrainComp = Tx_TTS_Status[6] OE_Train_comp= Rx_TTS_Status[6] Rx_TrainComp <= Rx_TTS_Status[13] Host_TrainComp = Tx_TTS_Status[15]

Host ASIC Training State Machine



Module State Diagrams



Tx_TrainCmd = Tx_TTS_Control[6] Tx_TrainComp = Tx_TTS_Status[13] Tx_OE_Train_comp= Tx_TTS_Status[6] Host_Train_comp = Rx_TTS_Status[15]

Tx_TrainComp = Tx_TTS_Status[6] Tx_Train_cmd=Tx_TTS_Control[5] OE_TrainComp = Rx_TTS_Status[6]

Optical End Training State Machine



Host End Training State Machine

Re-timer State Diagrams



Tx_TrainCmd = Tx_TTS_Control[6] Tx_TrainComp = Tx_TTS_Status[13] Tx_OE_Train_comp= Tx_TTS_Status[6] Host_Train_comp = Rx_TTS_Status[15]

Host End Training State Machine

Tx_TrainComp = Tx_TTS_Status[6] HE_Rx_TrainComp= Rx_TTS_Status[13] Tx_Train_cmd= Tx_TTS_Control[5] OE_TrainComp = Rx_TTS_Status[6]

Optical End Training State Machine





Host ASIC Link Bring Up Flow with In Band TxFIR Training



OB Link Training Concept aka CMIS LT(oif2022.430.01)





OB vs IB Link training Comparison

	IB Link training	OB Link Training
Rx Serdes Tuning of FFE on Tx Serdes	Yes	Yes
Message Passing	In Band (High Bandwidth)	Out of Band Using Two Wire Link e.g. I2C(Lower Bandwidth)
Training of Electrical Link	Yes	Yes
Multiple Electrical Segment Links	Yes	Yes
Optical Links	Yes	No
System Management CPU Involvement	No	Yes
Incremental Training After Link Up	No	Yes(Non-Disruptive?)
Scalable to High Port Count Switches	Yes	?



Further Study Areas

- Is RX Adaptation good enough for the Host ASIC/Re-timer Serdes after switching to a recovered clock instead of an internally generated clock?
 - How to force this RX adaptation Squelch or some other mechanism
- What is one of the entities in the link segments does not support IB LT or is not currently in a state to complete it successfully?
- Time allotment
 - Every link segment
 - Overall Link Bring Up
- New Common Frame formats for IEEE/FC that allow optimization of all link parameters



Summary

- Propose using IB Link training with TTS frames as the training mechanism for all Link Segments
 - Support for Single/Multiple Electrical Segment Links and Optical Links
 - Training State Machines already exist in several Serdes/DSP Architecture. Training frame generators/checkers/convergence algorithms don't need to be added in most cases
 - No need to move this already existing IB function to an OB Management CPU as
 - Management CPU Bandwidth is limited especially in large port count switches
 - Management CPU cannot handle OB Optical training





Thanks