

Report out on 212.5Gbps TP2 and TP1a Phy layer measurement capabilities, relevant to IEEE 802.3dj baseline proposals

Rev 4.9-R6

December 2023

Presenters: John Calvin/Hadrien Louchet (Keysight)

Contributors: Robert Sleigh (Keysight)

Ray Schmelzer (Wilder Technologies)

Contributors and Supporters

- Rick Rabinovich (Keysight)
- Steve Sekel(Wilder Technologies)
- Richard Mellitz (Samtec)
- Geoff Zhang (AMD)
- Phil Sun (Credo)
- Adee Ran (Cisco)

212Gbps physical layer measurement validation Objectives:

Priority: 1

TP1a come up with VEC and EH at ~30dB. All on PRBS13Q's

Core validation framework around an extension of clause 120G to 212G:

TP1a electrical validation. Taking into account current proposed (pick one) reference equalization strategies. Jitter (4 measurements), VEC, SNDR, SNR ISI (not included in this analysis, future presentation),

Priority: 2

TP2 jitter at 23dB PRBS13Q's


Are clause 162 techniques viable at 212Gbps?

Goal: Collect above measurements with preliminary channels in mind.

212G, (HH-HL) Channel


If work-arounds are needed, document and discuss.

Channel configurations used in this study:




Closest attainable physical proxies for: CR/TP2 targeting (HH-HL) 22.35dB C2M/TP1a targeting (HL-HL) ~33dB


Reference: https://www.ieee802.org/3/dj/public/23 11/diminico 3dj 01 2311.pdf pg 9





TPOd Instrument direct setup







TP0d Conditions:

80GHz 4BT

Direct Measurement from outputs of generator's remote head Explicit clocking (no CDR, results in slightly higher Jitter values) Instrument grade TX with 700mV SE/ 1.4V Differential 7 TAP FFE (3 Pre)



Approximate CR Channel: Instrument Grade Host Loss (M8067A-004-Trace 1) and 1mm based OSFP MTF Assembly



config_com_ieee8023_93a=df_200G_PAM4_RXFFE_CAKR_10-05-2023_60_60taps

CR (TP2) Measurements, after 22dB channel used

in previous slide

Conditions:

- 80GHz 4BT
- Explicit clocking (no CDR)
- Instrument grade TX (M8050) with 700mV SE/ 1.4V Differential
- No TX FFE


Leveraging TP2/Clause 162 methods for 802.3dj seems reasonable.

Will likely want to revisit EOJ to leverage higher PLL frequency (e.g. 8+MHz) to eliminate pattern harmonic contributions from the measurement.

Note: EOJ is high here (20mUI should be 2x lower) and is a measurement aberration from the strong 1'st (3.2MHz) and 2'nd (6.4MHz) pattern harmonic that equivalent time instruments are uniquely sensitive to.




Channels (C2M)): Instrument Grade Host Loss (M8067A-004-Trace 2) and 1mm based Wilder OSFP MTF Assembly



Instrument based EH/VEC operations here are very challenging. The high loss (and associated RX EQ) introduces some non-linear behavior.

60 Tap RX FFE + 8 Tap DFE needed to get anything useful here.




TP1A (30dB, RXFFE(16/60) + DFE (8)+ VEC@1E-4

Conditions:

- 80GHz 4BT
- Explicit clocking (no CDR)
- Instrument grade TX with 700mV SE/ 1.4V Differential
- No TX FFE
- No RX CTLE
- No Input Referred Noise
- t_s via Mueller-Muller

Optimize at a point (t_s). Windowing around this point causes worse VEC due to "canted" behavior of DFE outputs.

Recommend revisiting methods in clause 120E.4.3 (Vertical eye closure) or rewrite to operate with *MLSE*..




100.0 mV/

Math

106,25000 GBd


VEC revision (Proposed)



Abandon the Mueller-Muller for t_s . Perform a best fit t_s based on optimization of EH/VEC.

Continue Minimum EH criteria? Just focus on VEC.

What If: We apply Clause 162 to TP2? Jnu at 30+ dB is less of a headache than VEC



Wish List: Remove Rn effects from Jitter. If we want to keep it reference the fastest edge.

We already account for Rn in the Sigma-n calculation in SNDR, no need to account for it twice.

RSS average the Jnu composite in math. Don't "Combine" the histograms (120D.3.1.8.1) just do math on individual Jnu scalars for the 12 edges and "do the right thing"

Summary

- TP2 measurement techniques from clause 162 with "adjusted" limits is effective and suitable to scale forward to 212.5Gbps with "minor" changes.
- TP1a measurement techniques from clause 120G needs a very strong reference receiver implementation to extract meaningful EH measurements which are a precursor to VEC.
 - Noise from this deep (60 tap RX FFE) is an issue and can be handled with averaging.
 - Additional dialogs around other equalization methods would be appropriate here.
- C2M and CR, instrument grade Host Channel and 212.5Gbps MTF S4P's are available from this exercise that pass COM.

Backup-Notes

Work from previous contributions related to channel loss profiles and COM tables.



-10,000 dB -20,000 dB -30,000 dB COM r4.10 results Case 1: z_p=(31:1:1:0.5, 29:1:1:0.5, 29:1:1:0.5, 31:1:1:0.5) (TX, RX, NEXT, FEXT) 0.000 GHz 70.000 GHz 80.000 GHz 90.000 GHz COM = 3.440 dB (pass) DER = 4.661e-05 at COM threshold PASS ... ERL = 14.899 dB (17.721 dB.14.899 dB) OK

212.5 Gb/s Measurement with 30dB channel

"C2M channel condition" with a new channel

- ☐M8042A PG
 - ☐ no Tx de-emphasis
- ■M8067A-005-Trace 2
 - □ 29dB @53.125GHz
- ■N1000A+N1046A Sampling scope
 - ☐ Explicit Clock
 - ☐ SIRC: 80GHz 4th order Bessel
 - ☐ Input referred noise 6e-9V²/GHz

C2M measurement with 30dB channel


15 taps FFE to open the eye

large noise enhancement (no Tx de-emphasis)




- Eyes still closed at 1e-5 probability but VEC/EH measurement possible at 1e-4 probability
- DDJ/ISI-J main contributor to TJ Jitter
 - 850mUl TJ (1e-4) → 760mUl DDJ
 - Non-compensable DDJ? Issue with the algorithm to open the eye? Something else?

→ Is 1e-5 measurement probability necessary if MLSD is expected to follow?



12-edge Jitter measurement with 30dB channel

Jitter measurements (Jnu, Jrms, EOJ) possible after 30dB channel (potential negative impact of CDR and Tx de-emphasis to be investigated)



In-line with jitter measurement reported in slide 11 for the C2M channel

212Gbps CR Channel Configurations


Reference: https://www.ieee802.org/3/dj/public/23_11/diminico_3dj_01_2311.pdf pg 9


Passive Copper Channels

TP2 (HH-HL) 22.35dB worst loss (validate)

IEEE P802.3dj Annex xxxA (informative)

Flexible host architectures and cable assemblies HN-HN depicted





VOTE-2.7 dB MOS PCB ILdd inclusion of the RF connector (up to the RF connector reference plane) TBD. The MOS is allowance in 0.45 dB.

Figure XXXA-3—Cable assembly, host, and test fixture insertion loss at 53.125 GHz

Informative annex with inclusion of flexible host architectures and cable assemblies IL dB @53.125 GHz

Cable Assembly Link Configurations IL TP0d-TP2 IL (dB) TP3-TP5d IL (dB) +2*connectors IL (dB) MTF IL (dB) Die-to-die IL (dB) CA-A HH-HN 22.35 17.35 12 18.3 9 40 CA-B HH-HL 22.35 12.35 17 23.3 9 40 CA-B - depicted HN-HN 17.35 17.35 17 23.3 9 40 CA-C HN-HL 17.35 12.35 22 28.3 9 40					Cable			
CA-A HH-HN 22.35 17.35 12 18.3 9 40 CA-B HH-HL 22.35 12.35 17 23.3 9 40 CA-B - depicted HN-HN 17.35 17.35 17 23.3 9 40					+2*connectors IL			
CA-B HH-HL 22.35 12.35 17 23.3 9 40 CA-B - depicted HN-HN 17.35 17.35 17 23.3 9 40	Cable Assembly	Link Configurations IL	TPOd-TP2 IL (dB)	TP3-TP5d IL (dB	(dB)	TP1-TP4 IL (dB)	MTF IL (dB)	Die-to-die IL (dB)
CA-B - depicted HN-HN 17.35 17.35 17 23.3 9 40	CA-A	HH-HN	22.35	17.35	12	18.3	9	40
	CA-B	HH-HL	22.35	12.35	17	23.3	9	40
CA-C HN-HL 17.35 12.35 22 28.3 9 40	CA-B - depicted	HN-HN	17.35	17.35	17	23.3	9	40
	CA-C	HN-HL	17.35	12.35	22	28.3	9	40
CA-D HL-HL 12.35 12.35 27 33.3 9 40	CA-D	HL-HL	12.35	12.35	27	33.3	9	40


802.3dj Task Force

Channel loss summary references (Prior contributions)

https://www.ieee802.org/3/dj/public/23_11/tracy_3dj_01a_2311.pdf

Proposed CR die-to-die Informative Annex - Insertion Loss @53.125 GHz, page 1


Flexible host architectures and cable assemblies



Cable Assembly	Insertion Loss Cable + 2*Connectors				
CA-A	12 dB				
CA-B	17 dB				
CA-C	22 dB				
CA-D	27 dB				

Proposed baseline content


connector + MCB via is 2.9=9-(2.7+3.4) connector is 2.45; it was 2 in earlier version; I thought thats what you asked. On Tuesday, November 14, 2023 at 06:06:47 PM EST, cdimi80749@aol.com <cdimi80749@aol.com> wrote 23.3 dB=17+((2*0.45)+(2*2.7)) y



NOTE-The 16.5 dB and 6.5 dB ILdd includes allowance for BGA and connector footprint vias.

CA-B=17 dB

MAX IL =40-(16.5+6.5)=17 dB



NOTE-The 11.5 dB and 6.5 dB ILdd includes allowance for BGA and connector footprint vias.

On Tuesday, November 14, 2023 at 04:48:47 PM EST, Rick Rabinovich <rick.rabinovich@keysight.com> wrote:

*Host Losses predicated on MTF IL assumptions https://www.ieee802.org/3/df/public/ adhoc/electrical/22 0502/ diminico 3df 01 220502.pdPslide 7

COM table for CR (Slide 6)

config_com_ieee8023_93a=df_200G_PAM4_RXFFE_CAKR_10-05-2023_60_60taps

Table 93A-1 parameters				I/O control				Table 93A–3 parameters	SAVE_CONFIG2MAT 1				
Parameter	Setting		Information	DIAGNOSTICS	1	logical	Parameter	Setting	Units	Information		Receiver testing	
f_b	106.25	GBd		DISPLAY_WINDOW	1	logical	package_tl_gamma0_a1_a2	[0 0.0008455 0.000340225]			RX_CALIBRATION	0	logical
f_min	0.05	GHz		CSV_REPORT	1	logical	package_tl_tau	0.00644805	ns/mm		Sigma BBN step	5.00E-03	V
Delta_f	0.01	GHz		RESULT_DIR	.\results\KRCR_1_{date}\		package_Z_c	[92 92 ; 70 70; 80 80; 100 100]	Ohm			ICN parameters	
C_d	[0.4e-4 0.9e-4 1.1e-4;0.4e-4 0.9e-4 1.1e-4]] nF	[TX RX]	SAVE_FIGURES	0	logical	z_p select	[3]		[test cases to run]	f_v	0.278	Fb
L_s	[0.13 0.15 0.14; 0.13 0.15 0.14]	nH	[TX RX]	Port Order	[1324]		z_p (TX)	[9 25 31 41; 1 1 11; 11 1 1; 0.5 0.5 0.5 0.5]	mm	[test cases]	f_f	0.278	Fb
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	CRKR_eval_		z_p (NEXT)	[7 22 29 39; 1 1 11; 11 1 1; 0.5 0.5 0.5 0.5]	mm	[test cases]	f_n	0.278	Fb
R_0	50	Ohm		COM_CONTRIBUTION	1	logical	z_p (FEXT)	[9 25 31 41; 1 1 11; 11 1 1; 0.5 0.5 0.5 0.5]	mm	[test cases]	f_2	61.625	GHz
R_d	[50 50]	Ohm	[TX RX]				z_p (RX)	[7 22 29 39; 1 1 11; 11 1 1; 0.5 0.5 0.5 0.5]	mm	[test cases]	A_ft	0.450	V
A_v	0.413	V	vp/vf=	TDI	R and ERL options		С_р	[0.5e-4 0.5e-4]	nF	[TX RX]	A_nt	0.450	V
A_fe	0.413	V	vp/vf=	TDR	1	logical							
A_ne	0.45	V		ERL	1	logical		Filter: Rx FFE			Parameter	Setting	
L	4			ERL_ONLY	0	ns	ffe_pre_tap_len	6	UI		board_tl_gamma0_a1_a2	5.44084e-4 3.6036e-0	1.4 db/in @ 53.125G
M	32			TR_TDR	0.01		ffe_post_tap_len	60	UI		board_tl_tau	5.790E-03	ns/mm
_	filter and Eq			N	6000	logical	ffe_tap_step_size	0			board_Z_c	100	Ohm
f_r	0.58	*fb		TDR_Butterworth	1		ffe_main_cursor_min	1			z_bp (TX)	32	mm
c(0)	0.54		min	beta_x	0		ffe_pre_tap1_max	1			z_bp (NEXT)	32	mm
c(-1)	[-0.4:0.02:0]] [[min:step:max]	rho_x	0.618		ffe_post_tap1_max	1			z_bp (FEXT)	32	mm
c(-2)	[0:.02:0.1]] [[min:step:max]	TDR_W_TXPKG	0	UI	ffe_tapn_max	1			z_bp (RX)	32	mm
c(-3)	0] [[min:step:max]	N_bx	20						C_0	[0.2e-4 0]	nF
c(-4)	0			fixture delay time	[00]		Operational						nF
c(1)	0]	[min:step:max]	Tukey_Window	1		ERL Pass threshold	10	dB		Include PCB	0	logical
N_b	1 UI			Noise, jitter		COM Pass threshold				Seletions (rectangle, gaussian, dual_rayleigh, triangle		rayleigh,triangle	
b_max(1)	0.75		As/dffe1	sigma_RJ	0.01	UI	DER_O	1.00E-04			Histogram_Window_Weight	gaussian	selection
b_max(2N_b)	0.3		As/dfe2N_b	A_DD	0.02	V^2/GHz	T_r	0.00400	ns		Qr	0.02	UI
b_min(1)	0	+	As/dffe1	eta_0	6.00E-09	dB	FORCE_TR	1	logical				
b_min(2N_b)	-0.15	_	As/dfe2N_b	SNR_TX	33		PMD_type	C2C				Floating Tap Contro	
g_DC	[-15:1:-3]	-	[min:step:max]	R_LM	0.95		EW	1			N_bg		0 1 2 or 3 groups
f_z	25.16	GHz					MLSE	0	logical		N_bf		taps per group
f_p1	40.00	GHz			2.4 dB, 5.8 dB, 7 dB, 9.1 dB		ts_anchor	1			N_f		UI span for floating taps
f_p2	56.00	GHz		mli_3df_02_220316			sample_adjustment	[-2 12]			bmaxg		max DFE value for floating taps
g_DC_HP	[-5:1:0]		[min:step:max]	healey_3dj_01_2309	slide 6 rounded up		Local Search	2			B_float_RSS_MAX	0.2	rss tail tap limit
f_HP_PZ	1.328125	GHz		lim_3dj_04_2309							N_tail_start	61	(UI) start of tail taps limit

COM table for C2M (Slide 8)

config_com_ieee8023_93a=df_200G_PAM4_RXFFE_C2M_12-18-2023_TDMODE_zero

	Table 93A-1 parameters			1/0	control			Table 93A–3 parameters			SAVE CONFIG2MAT	0	
Parameter	Setting Units Information		DIAGNOSTICS 1 logical		Parameter Setting Units Information				Receiver testing				
f b	106.25	GBd		DISPLAY_WINDOW	1	logical	package tl_gamma0_a1_a2	[5e-4 0.00065 0.0003]			RX CALIBRATION	0	logical
f min	0.05	GHz		CSV REPORT	0	logical	package_tl_tau	0.006141	ns/mm		Sigma BBN step	5.00E-03	V
Delta f	0.01	GHz		RESULT DIR	.\results\C2M {date}\		package_Z_c	[92 92 ; 70 70; 80 80; 100 100]	Ohm		organic borrotep	ICN parameters	
_	0.4e-4 0.9e-4 1.1e-4;0.4e-4 0.9e-4 1.1e-4]	nF	[TX RX]	SAVE_FIGURES	0	logical	z_p select	[1]		[test cases to run]	f v	0.588	Fb
Ls	[0.13 0.15 0.14; 0.13 0.15 0.14]	nH	[TX RX]	Port Order	[1324]	. egitti.	z_p (TX)	[8 24 30 45;1 1 11; 11 1 1; 0.5 0.5 0.5 0.5]	mm	[test cases]	f f	0.278	Fb
C_b	[0.3e-4 0.3e-4]	nF	[TX RX]	RUNTAG	2M TP1a_COMTD_MOI	DE	z_p (NEXT)	[8888;0000;0000;0000]	mm	[test cases]	f n	0.278	Fb
R O	50	Ohm	[]	COM CONTRIBUTION	0	logical	z_p (FEXT)	[8 24 30 45 ; 1 1 11; 11 1 1; 0.5 0.5 0.5 0.5]	mm	[test cases]	f 2	61.625	GHz
R d	[45 45]	Ohm	[TX RX]		rational		z_p (RX)	[8888;0000;0000;0000]	mm	[test cases]	A ft	0.450	V
A v	0.386	V	vp/vf=	ERL Pass threshold	10	dB	Ср	[0.4e-4 0.4e-4]	nF	[TX RX]	A nt	0.450	V
A fe	0.386	v	vp/vf=	COM Pass threshold	3	db		Floating Tap Control		Į	1011		
A ne	0.6	V	.,,,,	VEC Pass threshold	12	mV	N_bg		0 1 2 or 3 groups		Parameter	Setting	
L	4			DER_O	2.50E-05		N bf		taps per group			[0 6.44084e-4 3.6036e-05]	1.4 db/in @ 53.125G
M	32			Tr	4.00E-03	ns	N f		UI span for floating taps		board tl tau	5.790E-03	ns/mm
	filter and Eq			FORCE TR	1	logical	bmaxg		max DFE value for floating to	aps	board Z c	100	Ohm
f r	0.58	*fb		Min_VEO_Test	0	mV	B float RSS MAX		rss tail tap limit		z_bp (TX)	32	mm
c(0)	0.55		min	PMD_type	C2M		N_tail_start	61	(UI) start of tail taps limit		z_bp (NEXT)	32	mm
c(-1)	[-0.4:0.02:0]		[min:step:max]	EH min	-100	Value		Filter: Rx FFE		•	z_bp (FEXT)	32	mm
c(-2)	[0:.02:0.1]		[min:step:max]	EH_max	1000	Value	ffe_pre_tap_len	6	UI		z_bp (RX)	32	mm
c(-3)	0		[min:step:max]	T O	50	mUI	ffe_post_tap_len	60	UI	nay need to adjus	CO	[0.2e-4 0]	nF
c(-4)	0		[min:step:max]	samples for C2M	100	amples/UI	ffe_tap_step_size	0			C 1	[0.2e-4 0]	nF
c(1)	[-0.2:0.05:0]		[min:step:max]	EW	1		ffe_main_cursor_min	0.7			Include PCB	0	logical
N_b	1	UI		MLSE	0		ffe_pre_tap1_max	0.7			Seletions	(rectangle, gaussian, dual_ra	yleigh,triangle
b_max(1)	0.75		As/dffe1	TDMODE	0		ffe_post_tap1_max	0.7			Histogram_Window_Weigh	gaussian	selection
b_max(2N_b)	1		As/dfe2N_b	TDR and	ERL options		ffe_tapn_max	0.7			Qr	0.02	UI
b_min(1)	0		As/dffe1	TDR	1	logical	ffe_backoff	0					
b_min(2N_b)	-0.15	S	As/dfe2N_b	ERL	1	logical							
g_DC	[-15:1:-3]	dB	[min:step:max]	ERL_ONLY	0	ns							
f_z	25.16	GHz		TR_TDR	0.01								
f_p1	40.00	GHz		N	1000	logical							
f_p2	56.00	GHz		TDR_Butterworth	1								
g_DC_HP	[-5:1:0]		[min:step:max]	beta_x	0								
f_HP_PZ	1.328125	GHz		rho_x	0.618								
Butterworth	1	logical	include in fr	TDR_W_TXPKG	0	UI							
Local Search	2			N_bx	20								
Force Peak Sample	1			fixture delay time	[00]								
sor Minus Precurso	0			Tukey_Window	1								
sample_adjustment	[-16:16]			Noise, jitt		UI							
				sigma_RJ	0.01221875	UI		minutes_3cwdfdj_2309_unapproved					
				A_DD	0.0286875	UI		benartsi_3dj_01_2311					
				eta_0	0.00E+00	V^2/GHz		mli_3df_02_220316					
				SNR_TX	34	dB							
				R LM	0.98			dc24 pg dca work					