



The block diagram of HS_TX PCS Transmit functions is shown in Figure 201-7a and Figure 201-7b, replacing Figure 149-5. .



NOTE —The S_n are from the training frame, and the MUX selects the PAM2 path while in PAM2 training states.

Figure 201-7a—10Gbps HS_TX PCS Transmit function block diagram



NOTE 1 —The S_n are from the training frame, and the A_n are for the 2.5G and 5G HS_PATH.
 NOTE 2 — The output of the PAM2 mapper is M_n in data mode and T_n in training mode.

Figure 201-7b—2.5Gbps and 5 Gbps HS_TX PCS Transmit function block diagram

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54

A block diagram of the low speed path PCS Transmit functions is shown in Figure 201–11.




Figure 201–11—PCS Transmit function block diagram for low speed path

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54