

[April 7<sup>th</sup>/9<sup>th</sup>, 2026]

# ETHERNOVIA

IEEE P802.3dm – Comment Resolution  
Annex 201A – PHY delay

# Denoting Interfaces incl. IEEE Std 802.3 Clause 90





Figure 90-1—Relationship of the TimeSync Client, TSSI and gRS sublayer relative to MAC and MAC Client and associated interfaces


Figure 149-1—Relationship of 2.5GBASE-T1, 5GBASE-T1, and 10GBASE-T1 PHYs to the ISO/IEC OSI reference model and the IEEE 802.3 Ethernet Model

# Transmit and Receive Delays



# Same Bit Rate<sup>1)</sup> R for MII and MDI

## No Interleaving, no FCS



<sup>1)</sup> 802.3:1.4.213 bit rate (BR)

# IEEE Std 802.3CH – Section 149.10 Delay Limits

## 149.10 Delay constraints

In full duplex mode, predictable operation of the MAC Control PAUSE operation (Clause 31, Annex 31B) also demands that there be an upper bound on the propagation delays through the network. This implies that MAC, MAC Control sublayer, and PHY implementers conform to certain delay maxima, and that network planners and administrators conform to constraints regarding the cable topology and concatenation of devices.

The sum of the transmit and receive data delays for an implementation of the PHY shall not exceed the limits shown in Table 149–20. Transmit data delay is measured from the input of a given unit of data at the XGMII to the presentation of the same unit of data by the PHY to the MDI. Receive data delay is measured from the input of a given unit of data at the MDI to the presentation of the same unit of data by the PHY to the XGMII.

NOTE—The physical medium interconnecting two PHYs introduces additional delay in a link.





Table 149–20—Delay Limits

Mode	Interleave	Bit times	Pause Quanta	Delay (ns)
2.5GBASE-T1	1x	10 240	20	4096
5GBASE-T1	1x	10 240	20	2048
5GBASE-T1	2x	13 824	27	2764.8
10GBASE-T1	1x	10 240	20	1024
10GBASE-T1	2x	13 824	27	1382.4
10GBASE-T1	4x	20 480	40	2048


per line-item:

$$\Delta_{CH}[M,l] > \Delta_{tx} + \Delta_{rx}$$

# IEEE Std 802.3CH – Section 149.10 Measurement Setup



# IEEE Std 802.3CH - Section 149.10 Measurement Analysis



NOT to scale – just a concept depiction

# MAC Control PAUSE Operation

## IEEE Std 802.3CH

$$d_{\text{Total}} = d_{\text{Pause}} + (d_{\text{TA}} + d_{\text{w}} + d_{\text{RB}}) + d_{\text{React}} + d_{\text{MTU}} + (d_{\text{TB}} + d_{\text{w}} + d_{\text{RA}})$$

$$d_{\text{Total}} = (d_{\text{TA}} + d_{\text{RA}}) + (d_{\text{TB}} + d_{\text{RB}}) + (d_{\text{Pause}} + d_{\text{React}} + d_{\text{MTU}} + 2d_{\text{w}})$$

- Regroup transmit and receive of each path to be from same device


$$d_{\text{Total}} = d_{\text{A}} + d_{\text{B}} + d_{\text{O}}$$

Where:

- $d_{\text{A}}$  and  $d_{\text{B}}$  are PHY Delay limit specified by IEEE (i.e. Clause 149.10) reported by vendor

- $d_{\text{Pause}}$
- $d_{\text{React}}$
- $d_{\text{TA}}, d_{\text{TB}}$
- $d_{\text{RA}}, d_{\text{RB}}$
- $d_{\text{w}}$
- $d_{\text{MTU}}$

RX buffer high water mark to pause frame generated on XGMII  
 Pause frame received on XGMII to TX buffer stopping traffic  
 XGMII to MDI PHY delay for vendor A and B  
 MDI to XGMII PHY delay for vendor A and B  
 Wire propagation delay. Assumed to be the same both direction  
 Duration of maximum size packet



IEEE 802.3dm Asymmetrical Electrical Automotive Ethernet Task Force

4



3/9/2026



[https://www.ieee802.org/3/dm/public/0326/Lo\\_3dm\\_01\\_030926.pdf](https://www.ieee802.org/3/dm/public/0326/Lo_3dm_01_030926.pdf)

Because the PAUSE control information passes through each PHY once in TX and once in RX direction, only the sum (as specified in .3CH) of the two is relevant!


# IEEE P802.3dm – Asymmetric Ethernet




from .3dm Table 201-23  
not in same PHY

$$\Delta_{Hdm} = \Delta_{Htx}[x] + \Delta_{Hrx}[y]$$

$$\Delta_{Ldm} = \Delta_{Ltx}[y] + \Delta_{Lrx}[x]$$



# IEEE P802.3dm – Two distinct cases



**HS\_PATH**  
**HS\_RX**  
**HS\_TX**  
**LS\_PATH**  
**LS\_RX**  
**LS\_TX**  
**PHY\_D**  
**PHY\_S**

**PHY\_S HS\_TX to PHY\_D HS\_RX**  
 High speed receiver  
 High speed transmitter  
**PHY\_D LS\_TX to PHY\_S LS\_RX**  
 Low speed receiver  
 Low speed transmitter  
 Device containing LS\_TX, HS\_RX (100M+ MultiGBASE-T1/V1)  
 Device containing HS\_TX, LS\_RX (MultiG+100MBASE-T1/V1)

Draft Amendment to IEEE Std 802.3-2022  
 IEEE P802.3dm Asymmetrical Electrical Automotive Ethernet Task Force  
 IEEE Draft P802.3dm/D0.b  
 2nd February 2026

The HS\_PATH delays for an implementation of the PHY link shall not exceed the limits shown in Table 201–23. The data delay is measured from the input of a given unit of data at the PHY\_S XGMII to the presentation of the same unit of data by the PHY\_D XGMII.

The LS\_PATH delays for an implementation of the PHY link shall not exceed the limits shown in Table 201–23. The data delay is measured from the input of a given unit of data at the PHY\_D XGMII to the presentation of the same unit of data by the PHY\_S XGMII.

NOTE—The physical medium interconnecting two PHYs introduces additional delay in a link.

Table 201–23—Delay Limits

PATH	Interleave	Bit times	Pause Quanta	Delay (ns)
2.5G+100MBASE-T1/V1	1x	10 240	20	4096
5G+100MBASE-T1/V1	1x	10 240	20	2048
5G+100MBASE-T1/V1	2x	13 824	27	2764.8
10G+100MBASE-T1/V1	1x	10 240	20	1024
10G+100MBASE-T1/V1	2x	13 824	27	1382.4
10G+100MBASE-T1/V1	4x	20 480	40	2048
100M_MultiGBASE-T1/V1	—	TBD	TBD	TBD

$\Delta_{Hdm} [M]$   
 $\Delta_{Ldm}$

HS\_PATH:  $\Delta_{Hdm} > \Delta_{Htx} + \Delta_{Hrx}$   
 LS\_PATH:  $\Delta_{Ldm} > \Delta_{Ltx} + \Delta_{Lrx}$

*Editor: we ok point it is not this case its are path d*

*s or are ference tently. It At best ase lim- he total*

# gRS – xMII – PHY






Figure 90-1—Relationship of the TimeSync Client, TSSI and gRS sublayer relative to MAC and MAC Client and associated interfaces

Processing through the MAC model layers is not considered here!



Below the (g)RS (at 0) the time between 1 and 2 ( $T_{MII}$ ) is given by <the number of bits contained in the Ethernet Frame> (L) divided by <the nominal bit rate<sup>1)</sup> of the xMII> ( $R_{MII}$ )




The bit stream across the xMII (at 0) is contiguous for TX and RX, independent of Interleaving

<sup>1)</sup> 802.3:1.4.213 bit rate (BR)



# IEEE Std 802.1AS




**Figure 8-1—Propagation asymmetry**

The meanLinkDelay is the mean value of  $t_{ir}$  and  $t_{ri}$ , i.e.,  $\text{meanLinkDelay} = (t_{ir} + t_{ri}) / 2$ . The delayAsymmetry is defined as:

$$t_{ir} = \text{meanLinkDelay} - \text{delayAsymmetry}$$


$$t_{ri} = \text{meanLinkDelay} + \text{delayAsymmetry}$$



**Figure 8-2—Definition of message timestamp point, reference plane, timestamp measurement plane, and latency constants**

This does not make “physical” sense for Interleaving!


# IEEE Std 802.3CH – PCS OAM



MDI = MEDIUM DEPENDENT INTERFACE  
 XGMII = 10 GIGABIT MEDIA INDEPENDENT INTERFACE  
 NOTE 1—XGMII is optional  
 NOTE 2—Auto-Negotiation is optional


PCS = PHYSICAL CODING SUBLAYER  
 PMA = PHYSICAL MEDIUM ATTACHMENT  
 PHY = PHYSICAL LAYER DEVICE  
 AN = AUTO-NEGOTIATION

**Figure 149-1—Relationship of 2.5GBASE-T1, 5GBASE-T1, and 10GBASE-T1 PHYs to the ISO/IEC OSI reference model and the IEEE 802.3 Ethernet Model**



NOTE—rx\_lpi\_active and tx\_lpi\_active are only required for the EEE capability.

**Figure 149-4—PCS reference diagram**



**Max Turner**

Utrechtseweg 75

NL-3702AA Zeist

The Netherlands

**+49 177 863 7804**

[max.turner@ethernovia.com](mailto:max.turner@ethernovia.com)



# IEEE Std 802.3CH – OAM

## 149.3.9.1 Definitions

OAM frame: A frame consisting of 14 octets of data, 14 framing bits, 14 reserved bits and two 10-bit Reed-Solomon parity symbols.

OAM symbol: A 10-bit symbol consisting of either one data octet plus a framing bit and a reserved bit, or a 10-bit Reed-Solomon parity symbol. Sixteen OAM symbols make up an OAM frame.

OAM field: A 10-bit field in each PHY frame reserved for the OAM symbol as described in 149.3.2.2.14 or in each refresh cycle as described in 149.3.6.3.

OAM message: A message contains a 4-bit message number plus 8 octets of message data (Message<7:0><7:0>) embedded in an OAM frame. The same OAM message can be repeated on multiple OAM frames.

OAM status: The 4 octets of status data (Message<11:8><7:0>) that is embedded in each OAM frame.

$$(14 \times 8) + 14 + 14 + (2 \times 10) = 160$$

When the PCS frame is operating in interleaved mode of 2x or 4x, the first symbol (OAM<0>) shall be inserted in the first RS frame in the superframe so that the full OAM frame can be packed into eight superframes in the 2x interleaved mode, and into four superframes in the 4x interleaved mode.

$$\begin{aligned} 8 \times 2 \times 10 &= 160 \\ &= 4 \times 4 \times 10 \end{aligned}$$

# IEEE Std 802.3CH – PHY Delay




Figure 149-6—PCS Transmit bit ordering

⑨ MDI

continuous bit stream, i.e this could be IDLE symbols or Packet bits

The (maximum) time it takes for any bit within the data stream (here - as an example - the end of the SFD) to pass between the MII ① and the MDI ⑨ is referred to as the (maximum) PHY delay

Upper limit values are given in IEEE802.3 Table 149-20

Table 149-20—Delay Limits

Mode	Interleave	Bit times	Pause Quanta	Delay (ns)
2.5GBASE-T1	1x	10 240	20	4096
5GBASE-T1	1x	10 240	20	2048
5GBASE-T1	2x	13 824	27	2764.8
10GBASE-T1	1x	10 240	20	1024
10GBASE-T1	2x	13 824	27	1382.4
10GBASE-T1	4x	20 480	40	2048