


Impact of High Pass Filtering on ACT Testmode 4 SNDR measurements

Saket Sakunia, Wyant Chan, Ragnar Jonsson

How TM4 SNDR is measured (802.3ch / 802.3dm)

1. DUT PHY transmits a known **PRBS13Q** pattern
2. Scope captures the **MDI waveform** and computes a **linear-fit pulse response**; peak P_{max} = linear, distortion-free signal within an N_p -long window
3. **Nonlinearity power** σ_e^2 = residual between captured MDI and linear-fit reconstruction
4. **Random-noise power** σ_n^2 = variance across repeated captures of the same pattern
5. **SNDR** = $10 \cdot \log_{10}(P_{max}^2 / (\sigma_e^2 + \sigma_n^2))$ — higher is better
 - The window N_p bounds how long an impulse response the linear fit can model
 - **Anything longer than N_p lands in the residual** — it cannot be captured
 - Higher N_p is used to compensate reflection



What PoDL/PoC adds to the channel


PoDL/PoC feeds DC supply onto the same conductors as the signal. The test signal path is:

- Series **AC coupling cap** C_c — blocks DC from the PHY
- Shunt **PoC inductor** L_{PoC} to VDD — passes DC supply, blocks AC

This network is a **low-frequency high-pass** with two real poles:

- $f_{c1} = R_{term} / (2\pi \cdot L_{PoC})$ ← inductor + termination
- $f_{c2} = 1 / (2\pi \cdot R_{term} \cdot C_c)$ ← coupling cap + termination

PRBS13Q still excites significant LF content \Rightarrow shaped by this HPF \Rightarrow **baseline wander (BLW)**



- BLW time constants are **orders of magnitude longer than a UI** and typically **exceed N_p**
- The linear fit **cannot capture the slow baseline** — it falls outside the window
- That energy lands in the **residual** \Rightarrow counted as **nonlinearity** (σ_e^2)
- The repeat-variance step **misclassifies** slowly varying BLW as **random noise** (σ_n^2), because the baseline is not stationary across pattern repetitions


Net effect: the SNDR estimator interprets a **linear, deterministic, network-induced** artifact as both distortion and noise — and reports a depressed number for a perfectly compliant device.

| Configuration | SNDR |
|---------------------------|---------|
| Without PoDL (reference) | 40.9 dB |
| With PoDL (uncompensated) | 32.8 dB |

- **~8 dB drop** contributed entirely by passive, linear components
- Inductors and capacitors do not generate distortion or noise
- Yet the test attributes the deficit to the PHY

The error-signal trace tells the story:

- **Without PoDL**: residual $e[n]$ is white-like, no slow trend
- **With PoDL**: residual carries a clear **LF tail** that tracks pattern run-length — signature of a 2nd-order high-pass step response



- **False failures on compliant silicon:** PoDL/PoC baseline wander alone can push a fully compliant transmitter below the SNDR limit, even though the PHY itself meets the spec
- **Result depends on the fixture, not the DUT:** the same PHY can swing several dB simply by inserting or bypassing the PoDL/PoC network — making cross-lab and cross-fixture comparisons unreliable

Bottom line — today' TM4 SNDR procedure does not separate **PHY performance** from **fixture response** when PoDL/PoC is present, so it **miscalculates the true SNDR** of the device under test.