

# Evaluating Claims in the ACT/TDD Comparison: Corrections, Clarifications, and Evidence

Contribution to 802.3dm Task Force  
September 25, 2025

TJ Houck – Infineon  
Jay Cordaro – Analog Devices  
Ragnar Jonsson – Infineon  
Alireza Razavi – Infineon  
Hossein Sedarat – Ethernovia  
Dance Wu – Infineon

# **Contributors**

- David Shen – Infineon
- Peter van Dyck – Infineon

# Introduction

This presentation points out some of the errors in the presentation “ACT and TDD Comparison”, by Claude Gauthier and Frank Wang

[https://www.ieee802.org/3/dm/public/0925/Gauthier\\_Wang\\_3dm\\_01\\_09152025.pdf](https://www.ieee802.org/3/dm/public/0925/Gauthier_Wang_3dm_01_09152025.pdf)

Email reflector brought these items to attention:

<https://www.ieee802.org/3/ISAAC/email/msg00534.html>

We believe these errors should be clarified by the authors

# ASA-ML/MLE ≠ IEEE TDD

1. The slides in the [Gauthier Wang presentation](#) comparison use ASA-ML/MLE results and language in support of the IEEE TDD proposal.
2. ASA-ML and ASA-MLE are both TDD-style duplexing method but differ materially from the IEEE TDD under consideration.
  - They are not interchangeable and are not guaranteed interoperable.
3. Please label ASA content explicitly and avoid using it as evidence for IEEE TDD unless the underlying specification and test conditions are made available for review. [See – Slides 14–5, 27, 34.]

## Relation of ASA with 802.3dm TDD proposal

- The current TDD baseline [Chini\\_3dm\\_01a\\_0125.pdf](#) is different from ASA 2.0/2.1
- The following is different:
  - **OAM protocol** (Clause 5.5)
    - Used for fault management, link configuration, power mode control, and enumeration
    - ASA uses Clause 5.5 which defines a block message for - DelayRequest, Write, ReadError, StartEum, etc.
    - This is essential for - Remote diagnostics, Wake/sleep transition, Field configurability (reconfigure streams dynamically), trigger recovery events (soft reset, downgrade modes)
  - **Training states** – Clause 4.2.7 ASA Link Training Phases this clause defines four-phase training state machine:
    - Phase 1G – Basic OAM frame exchange – confirms physical connectivity
    - Phase SGA – Short bursts, initial FEC and PTB sync attempt
    - Phase SGB – Medium bursts – improved PTB sync and diagnostics
    - Phase SGC – Full-rate data bursts with validated PTB, FEC, and stream alignment
    - **Important:** During training phase OAM messages are embedded in bursts and interpreted as part of the link FSM – not separate protocols.

8


## Relation of ASA with 802.3dm TDD proposal conclusion

- How can you add all these features to [Chini\\_3dm\\_01a\\_0125.pdf](#) ?
  - How does the training and alignment with a TDD PHY work without startup state machines, PTB, or dynamic negotiation?
- **ASA PHYs assume:**
  - Every PHY must go through controlled start up phases, OAM negotiation, clock sync (PTB), and link testing before data moves
- **Key differences**
  - TDD 802.3dm = timing driven
  - ASA = protocol driven

TDD - proposal		ASA
Fixed Burst Schedule	?	Phase 1G Training FSM Clause 4.2.7.1
Static Configuration	?	Capability & Config Exch. Clause 4.2.7.2-4
No Clock Sync	?	PTB + Clock Leader/Follower Clause 4.2.8
No Fault Detection	?	OAM Messaging & Diag. Clause 5.5
No Application Awareness	?	ASEP Stream Negotiation Clause 3.5.9.6
Simple FEC Framing	?	Structured Burst Framing & Retx/rcv Clause 4.2.2.2
No Stream Discovery	?	Startnum & Dyn. Stream Map Clause 3.6.2


# Crystal-less operation, PoC & EMC.

1. ACT has demonstrated crystal-less operation with PoC and has passed EMC in like-for-like setups.
  - Replacing a crystal with an external signal generator with 100ppm offset and then modulating with an unspecified additional ppm offset.
  - This is not a correct demonstration of crystal-less.
2. The EMC slides do not present comparable TDD data (only ASA data).
3. Please provide evidence with TDD using similar test setups and limits, or clarify the comparison.
4. Comparing CISPR 25 “noise floors” across different receivers/setups is not valid. [Slides 14, 22–23.]



# Latency/link-delay accounting (uplink, buffers, IBGs)

1. The 2.048μsec referenced is from 802.3ch specification
2. Please clarify how TDD can be faster latency than ACT with Quite Period and Refresh Period. See the ACT latency numbers for DS and US [Slides 20–21, 31.]



This was an assumed 802.3ch number for 10Gbps  
[langner 3ch\\_01a\\_0918.pdf](#)

802.3ch Delay Limits

Table 149-20—Delay Limits

Mode	Interface	Bit stream	Pause Quanta	Delay (ns)
2.5GBASE-T1	1x	10 240	20	400
5GBASE-T1	1x	10 240	20	2000
10GBASE-T1	2x	13 824	27	2764.8
10GBASE-T1	1x	10 240	20	1024
10GBASE-T1	2x	13 824	27	1382.4
10GBASE-T1	4x	20 400	40	2040

**TDD Upstream :**  
 2.5Gbps = 1.304μs  
 5.0Gbps = 1.118μs  
 10Gbps = 1.026μs

**ACT Upstream:**  
 2.5Gbps = 1.4μs  
 5.0Gbps = 0.7ns  
 10Gbps = 351ns

**ACT & TDD DS :**  
 ACT = 2.82μs  
 TDD = 9.571μs

**TDD HDR Latency**

Data Rate [Gbps]	Line Rate [Gbps]	N	K	m	FEC latency [ns]	Quiet Period [ns]	Refresh Period [ns]	Total Latency [ns]
2.5	3	130	122	8	371	773	160	1304
5	6	130	122	8	185	773	160	1118
10	12	130	122	8	93	773	160	1026

**ACT HDR Latency**

Data Rate [Gbps]	Line Rate [Gbps]	N	K	m	FEC latency [ns]	Quiet Period [ns]	Refresh Period [ns]	Total Latency [ns]
2.5	2.813	360	326	10	1404	0	0	1404
5	5.625	360	326	10	702	0	0	702
10	11.25	360	326	10	351	0	0	351

**LDR Latency**

Data Rate [Gbps]	Line Rate [Gbps]	N	K	m	FEC latency [ns]	Quiet Period [ns]	Refresh Period [ns]	Total Latency [ns]
TDD	3	130	122	8	371	9040	160	9571
ACT	0.117	50	46	6	2821	0	0	2821

# Power, complexity, and die-size claims.

1. Claims that a multi-Gbps TDD PHY can be smaller/simpler or lower-power than a 100Mbps architecture
  - This Ignores equalization, linearity, and additional low-power state machinery required for TDD
2. ACT does not require EEE modes to hit low power.
3. TDD adds complexity for aggressive power modes which increases die area.
4. Please clarify these assertions [Slides 16–19, 23.]

## Low Power Summary


- TDD claims lower average power due to TX/RX low duty cycle
- However practical PHY constraints (CDR, AGC, PLL, state retention) require always-on analog paths, limiting power savings
- ACT achieves similar or **better** power with less design risk complexity and overhead

	ACT	TDD
Power Savings Mechanisms	Not needed - Continuous transmission	Analog bias throttling, retention logic, digital clock gating
Analog Power Gating	Not required - Continuous	Not fully power down - CDR, PLLs, AGC, and DFE must remain biased
Retention Overhead	None - does NOT need to shutdown	+10-15% Increase digital power for FSM + Analog state retention
Die Area Impact	Baseline (1.00x)	+25-35% Increase due to retention, isolated cells, FSMs, power gating
Relative Design Complexity	Low - No special power saving modes needed	High - due to above complexity for power savings

IEEE 802.3dm - July Madrid

Page 9



## Sensor-side PHY Receive Portion and Overall Relative Area



- More detailed analysis than [previous](#) at 55nm and 28nm of all relevant blocks and entire die including padding
  - 40nm and 22nm extrapolated from 55nm and 28nm nodes, respectively
- 28nm and 22nm allow a more CMOS approach which helps reduce die area versus CML in larger nodes.
  - Helps reduce the complexity of BOTH PHYs, but comparatively helps TDD more since its receiver is much more complex.
- Sensor CMOS dies will stay at 40nm, 28nm and 22nm for the near future
- Additional relative complexity of RX and total die for TDD vs ACT in 40nm, 28nm, 22nm is **significant**

# Bandwidth/ISI and low-frequency behavior

1. TDD's higher downstream bandwidth drives slightly higher complex one could argue it is similar to ACT complexity
2. TDD Upstream rate (3Gbps – 100Mbps) drives complexity higher compared to ACT 100Mbps
3. TDD is sensitive to longer propagation delays
  - Raising collision and baseline-wander risks on long links. [jonsson 3dm 01 06 26 25.pdf](#)
4. Please address these effects directly rather than assuming parity with ACT.  
[Slides 15, 24, 30.]





# **“Reversibility” and other non-objective features**

1. Reversibility and several other items cited are not part of the 802.3dm objectives.
2. System implementations for reverse direction PHYs have not been discussed
  - If authors intend to propose objective changes, please call them out explicitly and provide rationale.
3. Otherwise, these should be clarified from the comparison claims.  
[Slides 14, 26, 32–33.]

# Cable-length market data

1. Please expand beyond a single passenger-vehicle example (BMW X5/X6/X7) and address commercial/off-highway needs.

- The use case listed is for a specific OEM.


Example: Car dimension and link length for camera

	BMW X5 (Medium)	BMW X5 (Medium)	BMW X7 (Large)
Length [m]	4.925	4.980	5.181
Width [m]	2.004	2.004	2.000
Height [m]	1.765	1.750	1.690
Max. link length [m]	8.405	8.680	8.545
Max. link length [m]	10.926	11.284	11.100

[matheus ISAAC 03\\_1411202327\\_v1.0b.pdf](https://www.mathesusa.com/isaac/03_1411202327_v1.0b.pdf)

2. Earlier industry inputs request up to ~40 m for certain use cases. [Slide 30.]
3. OICA – 2023 vehicles sales **Passenger = 67.13Million** / **Commercial = 26.4Million**

<https://www.oica.net/category/production-statistics/2023-statistics/>



[Houck Cordaro Chimento 3dm 01a 0925.pdf](https://www.houckcordaro.com/3dm/01a_0925.pdf)

## Automotive RTPGE Requirements

	Mandatory	Additional/optional
Physical Medium	Electrical wiring harness, UTP preferred	others are possible (coax is one option)
Max. link length	15 m for passenger vehicles	40 m for commercial vehicles
No. of in-between connectors	3	
Remaining Bit Error Rate	< 10 <sup>-10</sup>	
Electro-Magnetic Compatibility	Will be explained in detail by Stefan Buntz (Daimler)	
DC decoupling	Necessary (capacitive with common mode choke or transformer)	
Connectors	As compact as possible, own specification, first electrical parameters (impedance etc.), then mechanical, Multi-Pin connector is preferred	
PoE	Yes	
Data interface to Layer 2 (MAC)	Standard interfaces (low pin count), RGMII, SGMII	

[hogenmuller 01\\_0512.pdf](https://www.hogenmuller.com/01_0512.pdf)

# 25Gbps

1. Please check the math, it is believed to have a miscalculation.
2. 25 Gbps is not to extend the scope but to check forward scalability [Slide 31.]
  - There was also interest for additional higher speed from co-author raised previously
  - TDD's Timing/echo/IBG assumptions may need to evolve at higher rates.

### Future for Higher Rates

Higher rates might be of interest for downstream and upstream

1. Higher DS data rates (esp. 15 Gbps, 25 Gbps), e.g. [zimmerman\\_3ISAAC\\_01b\\_012224.pdf](#)
2. Higher US data rates (esp. 1 Gbps), e.g., [matheus\\_ISAAC\\_01c\\_10042023.pdf](#)

**ACT Limitations**

- Upstream rates such as 1Gbps and 2.5Gbps are **non-linearly difficult** to achieve for ACT scheme
- As the ratio of downstream to upstream frequencies that overlap, **the echo problem gets harder**
- Claims of upstream receiver not needing equalization do not hold any merit at these rates

**TDD Advantages**

- Upstream rates such as 1Gbps and 2.5Gbps are **easy to achieve** for TDD scheme
- **TDD PHY scales LINEARLY** to higher speeds as shown in the table below! It shows how TDD scales to **25G** and **50G**
- In an example below, only DS line rate and the number of RS frames are **changed linearly**
- **No other change** is made for the purpose of demonstrating feasibility!

DS Line Rate (Gbps)	Up Line Rate (Gbps)	Resync (ns)	IBG (ns)	Downstream						Upstream						Target (ns)	DS [ns]	US [ns]	Total (ns)	DS Payload Rate (Gbps)	US Payload Rate (Gbps)	Up Data Rate (Gbps)			
				RS	Length (ns)	Length (ns)	Length (ns)	Length (ns)	Length (ns)	Length (ns)	Length (ns)	Length (ns)	Length (ns)	Length (ns)	Length (ns)										
3	3	186.67	186.7	15	1	122	8	35	20000	8666.67	15	17	124	6	1	1040	146.67	9000	8853.3	533.3	9600.0	24000	3.000	900	100.0
6	3	186.67	186.7	15	1	122	8	35	50000	8666.67	15	17	124	6	1	1040	146.67	9000	8853.3	533.3	9600.0	48000	6.000	900	100.0
15	3	186.67	186.7	15	1	122	8	35	125000	8666.67	15	17	124	6	1	1040	146.67	9000	8853.3	533.3	9600.0	120000	15.000	900	100.0
30	3	186.67	186.7	15	1	122	8	35	250000	8666.67	15	17	124	6	1	1040	146.67	9000	8853.3	533.3	9600.0	240000	30.000	900	100.0
60	3	186.67	186.7	15	1	122	8	35	500000	8666.67	15	17	124	6	1	1040	146.67	9000	8853.3	533.3	9600.0	480000	60.000	900	100.0

IEEE 802.3dm – September 2025, Minneapolis Page 20

### Future for 25Gbps

- TDD requires **significantly** more PHY bandwidth than ACT to deliver the same payload
- Inefficiency compounds with speed
  - As speed increases – IBGs, burst turnaround, and resync framing consume proportional larger data
- ACT uses **continuous** full-duplex streaming avoiding:
  - Resync bursts and Guard bands
- Higher PHY speed for TDD = **MORE die area and MORE power**
- TDD breaks down above 10Gbps – “the inefficiencies scale faster than data”

ACT calculation:  $FEC\ 90.56\% \times 64/65b = 89.15\% \times 25Gbps = 28.04Gbps$   
 TDD calculation:  $8.2745\mu s / 9.6\mu s = 0.862 \times 64/65b \times FEC\ 93.86\% = 31.38Gbps$

Full cycle = 9.6 $\mu s$   
 FWD transmit = 8.667 $\mu s$   
 IBG = 106.66ns x 2 = 213.33ns  
 Resync (doubled) = 4480b @ 25Gbps = 179.2ns Usable transmit time = 8.2745 $\mu s$

**ACT Line rate for 25Gbps: 28.04Gbps**  
**TDD Line rate for 25Gbps: 31.38Gbps – 12% MORE than ACT**

IEEE 802.3dm – July Madrid Page 16

	ACT or 802.3ch	ACT – Proposal	ASA or TDD	ASA or TDD – Proposal
Crystal-less	ACT	<b>Proven working solution for ACT</b> SERDES also has a proven working solution in mass production <a href="#">GMSLE Baseline Proposal for IEEE 802.3dm</a> <a href="#">Lo_3dm_01_050125.pdf</a>   <a href="#">wu_3dm_01a_072925.pdf</a>	ASA	<b>Theorized</b> – several subjects left open still This presentation is not a demonstration of crystal-less operation <a href="#">Ng_3dm_01_05122025.pdf</a>
EMC – Radar Pulse	ACT	<b>Proven ACT silicon – Passed 600V/m – Unshielded/PoC/Crystal-less and Proposed ACT specification</b> <a href="#">jonsson_3dm_01_07_15_24.pdf</a>   <a href="#">GMSLE FDD PHY Simulation Results and PHY Complexity</a> <a href="#">wu_3dm_01_072925.pdf</a>	ASA	Tested with ASA <b>NOT</b> proposed TDD. <b>ASA</b> shows Radar 600V/m Unshielded – <b>No PoC or crystal-less results</b> <a href="#">Zema_3dm_01_250729.pdf</a>   <a href="#">Dalmia_Ng_EMI_COAX_3dm_01_04172025.pdf</a> <a href="#">Ng_Dalmia_3dm_03a_09152025.pdf</a>
Power consumption	ACT	<b>Best Power performance due to low complexity</b> <a href="#">Comparative Analysis for GMSLE/ACT, and TDD</a> <a href="#">sedarat_3dm_02_202503.pdf</a> - contains 8 presentation links	TDD	<b>Equal</b> w/ power control or <b>Higher</b> w/ no power control >3x the power of ACT w/ no power control <b>Requires power reduction</b> circuitry that will cause die size increase to achieve near equal power to ACT <a href="#">Chini_3dm_02b_0325.pdf</a>   <a href="#">Houck_Cordaro_3dm_01d_07292025.pdf</a>
Size and complexity	ACT	<b>Smallest die size</b> shown in several presentations due to <b>low complexity</b> <a href="#">Houck_3dm_01_0121_5.pdf</a>   <a href="#">jonsson_3dm_02_06_26_25.pdf</a> <a href="#">Houck_Cordaro_3dm_01d_07292025.pdf</a>	TDD	<b>Larger die size</b> due to higher speed rates and <b>TDD complexity</b> <a href="#">Chini_3dm_02b_0325.pdf</a>   <a href="#">Houck_Cordaro_3dm_01d_07292025.pdf</a>
Longer Cable Length	ACT	<b>Capable of 20-30meters</b> with standard coax Propagation Delay = <b>160nsecs</b> – limited by insertion loss <a href="#">Link Propagation Delay in IEEE 802.3dm: System Implications and Trade offs</a>	TDD	Capable of <b>No more than 15meters – collisions possible</b> <a href="#">jonsson_3dm_01_06_26_25.pdf</a> Propagation Delay proposed = <b>84nsec</b> <a href="#">gorshe_3dm_01_250710.pdf</a>
Future for 25Gbps	ACT	<b>Less complexity</b> solution for high-speed, full duplex payload delivery <a href="#">PAR Scope and Physical Layer Rates between 10 Gbps and 25 Gbps</a>	TDD	<b>Most complex path to 25Gbps</b> – requires higher PHY rates, strict timing, and burst synchronization <a href="#">PAR Scope and Physical Layer Rates between 10 Gbps and 25 Gbps</a>
Interoperability	-	PHY vendors can <b>leverage 802.3ch PHYs</b>	-	<b>TDD – ASA with changes and large compatibility issues</b> <a href="#">IEEE 802.3dm PHY evolution Comparative Analysis for GMSLE, ACT, and TDD approaches</a>
Image and Switch Integration	ACT	<b>Lowest complexity</b>	TDD	<b>More complex</b>
PoC complexity	ACT	<b>1 inductor</b> <a href="#">Simulation Results and PHY Complexity</a>   <a href="#">Designing Effective PoC Filters</a>   <a href="#">Houck_Cordaro_3dm_01d_07292025.pdf</a>	TDD	<b>2 inductors</b> – no 1 inductor solutions with 15m w/ 4inlines <a href="#">Chini_Tazebay_3dm_01a_0924.pdf</a> <a href="#">jingcong_dm_2024Sep_v2.pdf</a>   <a href="#">jonsson_3dm_02_06_26_25.pdf</a>

# Details of Inaccurate and Misleading Information

# Incorrect, corrections needed

**Incorrect:** Crystal-less operation has been demonstrated, see slide 3  
[wu\\_3dm\\_01a\\_072925.pdf](#)

**Incorrect:** ACT uses half duplex in training, not TDD

**Incorrect:** EMC test results for ACT show excellent performance, passing all EMC tests with coax (see [wu\\_3dm\\_01a\\_072925.pdf](#)). No test results have been shared for the new TDD, only ASA-ML.

**Incorrect:** There is no evidence that SerDes has a higher SNR than ACT. Theoretically, TDD upstream operates at a higher baud rate than ACT so that ACT will have better SNR than TDD.

**Incorrect:** EEE is not needed to achieve low power with ACT.

**Incorrect:** The complexity of the ACT architecture is lower than TDD

**Incorrect:** This is ASA not TDD – 802.3dm is TDD

**Incorrect and Misleading:** Reversibility is not part of PAR or Objectives. The PHY can be reversible is a strong indication that it's not fully optimized for the target application

**Misleading:** Versions of ASA and TDD are not interoperable. See p15 of [https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf) for ASA/TDD interoperability issues.

**Incorrect:** See slide for more information – slide 20

**Incorrect:** See calculations – the reference used is for 802.3ch as an example.

Comparison Table		
	TDD – Proposal	ACT – Proposal
Crystal-less	Proven working solution for TDD <a href="#">Ng_3dm_01_05122025.pdf</a>	Not demonstrated. DME has high jitter w/o equalization. Proprietary SerDes are not DME based and use equalization
Duplexing in Startup	Starts in TDD (remains in TDD for higher SNR)	Starts in TDD I (switches from TDD to ACT after startup)
EMC	BEST Available Technology <a href="#">Zerna_3dm_01_250728.pdf</a>   <a href="#">Daehua_Ng_EMI_COAX_3dm_01_04172025.pdf</a>	Inferior performance compared to TDD. High number of missing tests for Coax. STP not shown.
Power, Performance, Area (PPA)	Optimum for Ser and DeSer. Better SNR. <a href="#">Daehua_3dm_01_05102025.pdf</a>   <a href="#">Chen_3dm_02a_0325.pdf</a>   <a href="#">Chen_3dm_02a_0325.pdf</a>   <a href="#">Chen_3dm_02_07272025.pdf</a>	DeSerializer side is complicated. Performance: Lower SNR. Power: mode like EEE is not available. <a href="#">Lu_3dm_02a_0125.pdf</a>
Imager and Switch Integration	TDD is supported by imager vendors Switch side needs Reversible Asymmetrical PHYs	No evidence of ACT support by imager vendors Much more complex to reverse high-speed direction <a href="#">matheus_dm_01e_comparison_20250727.pdf</a>
Interoperability	PHY vendors can leverage ASA-ML (proven interop between 5 vendors) ASA Press Releases and announcements	Interop between ACT and 802.3ch is not possible Autoneg, Link Sync, Modulation, FEC are different (see slide 14)
Future for Higher Rates	Lowest complexity for 1 Gbps Uplink. Linear scaling to higher Downlink speeds <a href="#">matheus_dm_01e_comparison_20250727.pdf</a>	1 Gbps UL is non-linearly complex. Complete PHY redesign is necessary for each DL/UL speed combination. <a href="#">matheus_dm_01e_comparison_20250727.pdf</a>
Latency	No issue in both DL and UL <a href="#">matheus_dm_01e_comparison_20250727.pdf</a>	ACT fails its own requirements in DL <a href="#">houck_fuller_3dm_01_0724.pdf</a>

IEEE 802.3dm – September 2025, Minneapolis

Page 3

Comparison Table		
	TDD – Proposal	ACT – Proposal
Link Length	Capable of longer lengths with standard coax Enough SNR margin Prop delay can be increased if use case requires	Longer link length with standard coax not possible due to lack of margin (see EMC implementation) Echo cancellation grows exponentially with longer length
PoC Complexity	1 small inductor <a href="#">jngnong_dm_2024Sep_v2.pdf</a>   <a href="#">Chen_Tasabey_3dm_01a_0924.pdf</a> <a href="#">Zema_802.3dm_01_290307_PoC_complexity_system.pdf</a>   <a href="#">Chen_3dm_01c_07272025.pdf</a>	1 larger inductor claimed – Larger footprint, Lower current rating, Higher power loss, and Higher cost Inductor presented at IEEE is not valid! <a href="#">Houck_3dm_02_0121_5.pdf</a>   <a href="#">Chen_3dm_01c_07272025.pdf</a>
PHY-level Sync	Low complexity sensor sync without engaging higher protocols Higher precision <a href="#">see slide 19</a>	High complexity sync – requires higher layer protocols Lower precision <a href="#">see slide 19</a>
Number of discreet ICs to provide complete set of Ser and DeSer combinations	Smallest number of product SKUs Lowest development costs Easy change of HS direction <a href="#">matheus_dm_01a_comparison_20250727.pdf</a>	Very high number of product SKUs (as evidenced by proprietary SerDes)

IEEE 802.3dm – September 2025, Minneapolis

Page 4

## Incorrect, corrections needed

**Incorrect:** The TDD proposal resist to adopt the tougher limit line proposed for insertion loss proposed in ACT. This fact, by itself, is a sign that TDD cannot operate on longer cables.

**Incorrect:** TDD has larger bandwidth, more ISI, and is sensitivity to longer propagation delay as shown in collision presentation below

[https://iee802.org/3/dm/public/adhoc/062625/jonsson\\_3dm\\_01\\_06\\_26\\_25.pdf](https://iee802.org/3/dm/public/adhoc/062625/jonsson_3dm_01_06_26_25.pdf)

**Incorrect:** No discussion of **Slide 19** on TDD, higher bandwidth than ACT and low frequency baseline wander issues

[https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf)

**Slide 5** – 2 inductors – no 1 inductor solutions with 15m w/ 4inlines

[https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf)

**Incorrect:** This is not synchronization. GPIO Delay Compensation is jitter control and is not TSN

**Misleading:** This is a implementation decision

Proprietary SerDes SKUs is not provided for comparison

# Incorrect, corrections needed

**Incorrect:** TDD downstream transmit power is higher than ACT, burning more power, and requiring more circuit complexity/area to maintain linearity

**Incorrect and Misleading:** This is ASA not 802.3dm TDD proposed PHY. Information on how ASA MLE is not TDD:

[Evolution of 802.3dm: From GMSLE to ACT and Beyond](#)

**Incorrect and Misleading:** This is not possible. Even if we assume that power consumption scales linearly with symbol rate (which is not true) and account for the off time of a TDD receiver, it would still burn more power because TDD needs equalization.

**Misleading:** FEC complexity is a tradeoff between burst protection and complexity. Simpler TDD FEC has less robustness to burst errors.

**Incorrect:** It is not possible that the power consumption of the DS and US receivers be similar, when DS receiver is ON much longer time than US

**Incorrect:** ACT will be better FEC does not determine latency

**Incorrect:** ACT power savings does not require EEE to achieve low power – please clarify.

**Incorrect:** ESD design does not depend on whether simultaneous signaling occurs. Both TDD and ACT require Tx and Rx to be connected to the same pins for single pair wire support.

802.3dm OVERALL PPA Analysis: TDD vs ACT		
	TDD	ACT
Camera DS highspeed TX Complexity	Not complex	Not complex
Camera US lowspeed RX Complexity	Proven. 10 vendors have announced TDD products. If complicated as claimed by ACT proponents, how is this possible?	Higher processing rate drives higher power, despite the counterintuitive expectation otherwise.
Camera Power Consumption	Best reported	Excluded parts of the design (missing blocks) to score a draw w/ TDD
ECU US lowspeed TX Complexity	Not complex	Not complex
ECU DS highspeed RX Complexity	Low complexity 8b FEC	Higher complexity 10b FEC, ADC/DFE/Filtering
ECU RX Power Consumption	Similar to camera-side (<3mW)	Not yet provided, likely much higher due to FEC increase
Crystal-less Camera Serializer	Proven working solution for TDD demonstrated	Not demonstrated. DME has high jitter w/o equalization. Proprietary SerDes are not DME based and use equalization
Latency (including FEC)	~50% better in DS	2x Higher DS latency
Energy efficiency modes	Enables predetermined EEE to save power if Camera capability and line rate aren't aligned to 2.5/5/10	Requires continuous transmission, no practical EEE
ESD	Baseline	More complicated design than baseline (superposition of simultaneous US/DS signals)
Summary: PPA (Power – Performance – Area) is the industry norm to compare technologies. Complexity is captured in one or more of these three aspects. TDD outshines ACT when properly analyzed under PPA methodology.		



## Camera Side Complexity and Power Summary

- TDD Camera Receiver <0.012mm<sup>2</sup>, <3mW
- Processing rate 175MS/s
- Proven Architecture in Automotive SerDes

Tiny upstream Slicer And smaller Filters

- ACT Camera Receiver – 0.012mm<sup>2</sup>, 3mW (Missing Blocks)
- Processing rate 468MS/s
- DME typically used in HDX Burst Communication, not FDX

Missing blocks: HPF, RX Clk Recovery (CDR/Fwd Clk). Link sync and auto-negotiation circuits. 4X sampling clock and decimation circuit. Slicer calibration circuit.

\*ACT Reference: [https://www.ieee802.org/3/dm/public/0125/Lo\\_3dm\\_02a\\_0125.pdf](https://www.ieee802.org/3/dm/public/0125/Lo_3dm_02a_0125.pdf)  
 \*TDD Reference: [https://www.ieee802.org/3/dm/public/0725/Chini\\_3dm\\_02\\_0727/2025.pdf](https://www.ieee802.org/3/dm/public/0725/Chini_3dm_02_0727/2025.pdf)

- The receiver blocks are a very small portion of total PHY (i.e. consider ESD!) and the PHY itself is a small portion of a camera solution. TDD receiver supports link sync, speed negotiation and clock recovery, the filters are smaller by a large factor and slicer is tiny, leading to a smaller overall relative cost.

IEEE 802.3dm – July Madrid Page 46

**Misleading and Incorrect:** 3Gbps PHY can never be smaller than 100Mbps especially with low power modes described. This is constraint by Physics of high speed design

[https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf)

[https://www.ieee802.org/3/dm/public/0125/Houck\\_3dm\\_01\\_0121\\_5.pdf](https://www.ieee802.org/3/dm/public/0125/Houck_3dm_01_0121_5.pdf)

See **page 9** discussing die size increase for low power states  
[https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf)

## ECU Side Complexity and Power Summary

- No echo canceller, No high order filter.
- TDD ECU Receiver- Similar architecture as in the camera at 2.5Gbps 0.012mm<sup>2</sup>, <3mW
- Similar architecture for 5Gbps, potentially with more DFE taps.
- Low complexity 8-bit FEC
- No additional circuit for link synchronization and speed negotiation
- ACT ECU Receiver – Area is not provided- Multiple architectures suggested or simulated.
- For Camera DS highspeed TX Complexity, the ACT version is more complex and needs higher supply to accommodate superposition of US/DS TX signals
- For ECU US lowspeed TX Complexity, similarly more complex than TDD and needs higher supply for same reason
- ADC+FFE+DFE receiver + High order TX filtering
- Digital or analog echo cancellation, optimized for asymmetric signaling
- 10bit-FEC, very large increase in complexity and power compared o incumbent 8-bit FEC and TDD.
- Additional circuits needed for link synchronization and speed negotiation.
- TDD uses similar low complexity SerDes receiver architecture on the ECU side, making it several times more cost efficient than ACT and incumbent solutions. ACT complexity on the ECU side is a concern as the complex FEC requirement makes it difficult to compete even with the incumbent solutions.

IEEE 802.3dm – July Madrid

Page 4

## Incorrect, corrections needed

**Incorrect:** Not a significant factor in power or complexity of design. Supply voltage, process node, transmitter design is an implementer's decision

**Incorrect and Misleading:** No higher order Tx filtering needed. ADC based architecture is not required for high-speed receiver.

It is implementation choice.

**Incorrect:** FEC size at ECU-side is only 200% greater, 469% longer burst protection FEC size is very small and power insignificant, should not be determining factor.

### Slide 10:

[https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf)

## Energy Efficiency Modes

Resolution	Fps	Res	Blanking	Data rate
2048 x 1080	30	12	+10%	0.88 Gbps
4096 x 2160	30	12	+10%	3.5 Gbps
5840 x 2160	30	12	+15%	5.2 Gbps
7200 x 2160	30	12	+20%	6.7 Gbps

Many camera video streams have rates which **do not fill the 2.5, 5, or 10 Gbps**  
 Mainstream use cases will result in highly in-efficient utilization  
 Power saving is highly desirable  
 On-demand EEE may be difficult for such scenario (to small idle times), but **prescheduled EEE is of interest**


(see chart from [matheus\\_ISAAC\\_02\\_01092024.pdf](#))

### ACT Limitations

ACT **requires continuous transmission** for staying synchronized  
**Not practical** to initiate low power mode in case the link capacity is not fully utilize

### TDD Advantages

**Inherent gaps** in the transmission  
**System synchronized** automatically  
 Additional energy saving via EEE **possible with adjustments**



IEEE 802.3dm – September 2025, Minneapolis

Page 8

## Incorrect, corrections needed

**Incorrect:** Imagers continuously transmit having low power minimal circuitry is lower risk

**Incorrect:** System does not automatically synchronize because of TDD. This requires processing

**Incorrect:** TDD requires continuous updates to stay synchronized

**Misleading:** Link is optimized per speed – the links are not dynamically changing speed


**Incorrect:** TDD low power modes require power – the circuitry is not a light switch it can't be shut off without consequences

### Slide 9

[https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf)

## Latency Summary

- Early on, latency was framed as a major and deciding factor, until the problem was carefully studied:



PHY delay*	TDD	ACT
Upstream delay (including FEC)	9.6μs for all speed grades <sup>1</sup>	~8μs <sup>2</sup>
Downstream delay (including FEC)	~1.1μs <sup>3</sup>	2.048μs <sup>2</sup>

- [Chini\\_3dm\\_01a\\_0125.pdf](#)
- [Houck\\_Cordero\\_ComparativeAnalysis](#)
- [Dalmia\\_Goel\\_3dm\\_01a\\_11112024.pdf](#)

\* It is proposed to limit the latency to 10us worst case in the switch to camera direction and 1us worst case in the camera to switch direction.  
[https://www.ieee802.org/3/dm/public/0724/houck\\_fuller\\_3dm\\_01\\_0724.pdf](https://www.ieee802.org/3/dm/public/0724/houck_fuller_3dm_01_0724.pdf)

## Incorrect, corrections needed

**Misleading:** Not calling out all speed grade delays – this is for 10Gbps

2.048μsec was used from 802.3ch specification

ACT latency with interleaving + FEC:

2.5Gbps = 1.404μsec

5.0Gbps = 702ns/1.404μsec | interleave = 1/2

10Gbps = 351ns/702ns/1.404us | interleave = 1/2/4

**Missing:** Links are not included in slide

TDD HDR Latency								
Data Rate [Gbps]	Line Rate [Gbps]	N	K	m	FEC latency [ns]	Quiet Period [ns]	Refresh Period [ns]	Total Latency [ns]
2.5	3	130	122	8	371	773	160	1304
5	6	130	122	8	185	773	160	1118
10	12	130	122	8	93	773	160	1026

ACT HDR Latency								
Data Rate [Gbps]	Line Rate [Gbps]	N	K	m	FEC latency [ns]	Quiet Period [ns]	Refresh Period [ns]	Total Latency [ns]
2.5	2.813	360	326	10	1404	0	0	1404
5	5.625	360	326	10	702	0	0	702
10	11.25	360	326	10	351	0	0	351

## EMC CISPR Results – BIG PICTURE

	TDD	ACT
Coax Emissions	Complete set Published	>Half of results not published (Most plots show less margin than TDD)
Coax Radiated Immunity	<ul style="list-style-type: none"> <li>2 meter cable – Yes</li> <li>7 meter cable – Yes</li> <li>12 meter cable – Yes</li> <li>Complete frequency range</li> </ul>	<ul style="list-style-type: none"> <li>2 meter cable – Yes</li> <li>7 meter cable – NO</li> <li>12 meter cable – NO</li> <li>Starting near 400MHz, end at 3.4GHz (critical frequencies missing)</li> </ul>
Coax BCI	15cm – Yes 45cm – Yes 75cm – Yes	15cm – Not shown in the setup 45cm – Yes 75cm – ?
STP Emissions	Complete set published	NO results published
STP Radiated immunity	Yes	NO results published
STP BCI	Yes	NO results published

Summary of results published till July 2025. Non CISPR tests are addressed elsewhere.

IEEE 802.3dm – September 2025, Minneapolis

Page 10

## Corrections and Clarification needed


**Misleading:** What was timing, bandwidth, and frequencies for DL/UL tested?

Is this TDD or ASA?

If the above differs ASA is not TDD as specified [Evolution of 802.3dm: From GMSLE to ACT and Beyond](#)

Review **Slide 9** – TDD is Time driven ASA is Protocol driven

## Overlay Comparison of EMC Results Presented at IEEE



## Incorrect, corrections needed

**Misleading:** Is this TDD or ASA? Please specify exact timing

**Misleading:** ACT tested Crystal-less and PoC – TDD did not

Review **Slide 3**


[https://www.ieee802.org/3/dm/public/0725/wu\\_3dm\\_01a\\_072925.pdf](https://www.ieee802.org/3/dm/public/0725/wu_3dm_01a_072925.pdf)

**Incorrect:** to compare the noise floor (where there are no peaks) between different CISPR25 measurements.

The noise floor depends on the equipment used in the test (LNA noise figure, spectrum analyzer type), independent of the modulation type.

**Misleading:** Radiated emissions is very dependent on board and cable type.

It is not valid to compare different test setups for relative performance.



Additional c

Same com

Will come back to in Future  
Not enough time

# Incorrect, corrections needed

**Misleading:** Does the 1uH TDD 1 inductor solution work with EMC and 15 meters with 4 in-line cables?

**Incorrect:** Return Loss does not prove a valid solution

**Incorrect:** TDD requires impedance – no discussion – review impedance presentation again and comparison presentation on why this is critical

No discussion of **slide 19** on TDD, higher bandwidth than ACT and low frequency baseline wander issues


[https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf)

Baseline wander issues for TDD (Low frequency)

[https://www.ieee802.org/3/dm/public/adhoc/062625/jonsson\\_3dm\\_02\\_06\\_26\\_25.pdf](https://www.ieee802.org/3/dm/public/adhoc/062625/jonsson_3dm_02_06_26_25.pdf)

Why Impedance Matters – review full presentation and explain why TDD does not require impedance when Low frequency content is present

[https://www.ieee802.org/3/dm/public/0125/Houck\\_3dm\\_01\\_0121\\_5.pdf](https://www.ieee802.org/3/dm/public/0125/Houck_3dm_01_0121_5.pdf)





## Interoperability between ACT and 802.3ch

Differences  
shown in Red


	ACT – Proposal #1	ACT – Proposal #2	ACT – Proposal #3	ACT – Proposal #4	ACT – Proposal #5	802.3ch
Released	Sept 2024	Nov 2024	Jan 2025	May 2025	July 2025	June 2020
Baud rate and modulation	DL: 5625*5 M, PAM4 UL: 104.625 M PAM2, 234.375/281.25M DME	DL: 5625*5 Mbps, PAM4 UL: 234.375 Mbps DME	DL: 5625*5 Mbps, PAM4 UL: 234.375 Mbps DME	DL: 10Gbps: 5625 Mbps, PAM4 DL: 5Gbps: 5625 Mbps, PAM2 DL: 2.5Gbps: 2812.5Mbps, PAM2 UL: 234.375 Mbps DME	DL: 10Gbps: 5625 Mbps, PAM4 DL: 5Gbps: 5625 Mbps, PAM2 DL: 2.5Gbps: 2812.5Mbps, PAM2 UL: 234.375 Mbps DME	DL: 5625*5 Mbps, PAM4 UL: 5625*5 Mbps, PAM4
STP Transmit power	DL: 0dBm UL: -6dBm	DL: 0dBm UL: -6dBm	DL: 0dBm UL: 0dBm	10Gbps = -1 ~ -2 (dBm) 5Gbps = -1 ~ -2 (dBm) 2.5Gbps = -4 ~ -1 (dBm) 100Mbps = -3 ~ -9 (dBm)	10Gbps = -1 ~ -2 (dBm) 5Gbps = -1 ~ -2 (dBm) 2.5Gbps = -4 ~ -1 (dBm) 100Mbps = -3 ~ -9 (dBm)	0dBm
FEC	DL: 10bit RS – 360,326 UL: 5bit RS – 2 FECs	DL: 10bit RS – 360,326 UL: 6bit RS – 50,46	DL: 10bit RS 360,326 UL: 6bit RS – 50,46	DL: 10bit RS – 360,326 UL: 6bit RS – 50,46	DL: 10bit RS – 360,326 UL: 6bit RS – 50,46	DL: 10bit RS – 360,326 UL: 10bit RS – 360,326
Line coding	DL: 64b/65b UL: 2 types	DL: 64b/65b UL: 16b/17b	64b/65b	64b/65b	64b/65b	64b/65b
OAM bits	DL: 10 UL: none/2	DL: 10 UL: 4	DL: 10 UL: 7 (16 reserved bits)	DL: 10 UL: 10 (+ 6 reserved bits)	DL: 10 UL: 10 (+ 6 reserved bits)	
synchronize start of training	Not defined	Not defined	Not defined	Not defined	Link Sync (channel) No Auto-Negotiation	
EEE capability	No	No	No	No		

ACT and 802.3ch have fundamental differences in startup

IEEE 802.3dm – September 2025, Minneapolis

Incorrect, compared

Will come back to in Future  
Not enough time



## Comments

**Misleading:** This is a implementation decision and not a part of PAR/objective

PHYs are fixed during production

Why would display and camera ports be changing in production?  
This is a physical link and PHY would be optimized per customer application

This is the whole advantage of 802.3dm over 802.3ch

**Incorrect:** This is a disadvantage for TDD when comparing optimized ACT product


TDD – 2 x FAST TX/RX PHYs capable of 12Gbps – More die size compared to ACT not cost competitive to ACT now

ACT 1 x FAST RX and 1 x FAST TX

**Misleading:** TDD has 1 additional FAST TX and FAST RX per PHY with this application

This is a large increase in die size will double the die size of an ACT optimized PHY

### PHY Integration in the Imager



- ASA-ML Interop plug-fest took place week of Sep 1<sup>st</sup>
- **2 of TOP 3 automotive imager vendors participated!**
- Imagers are available in 28nm & 22nm nodes also. Not just 40nm


[https://www.ieee802.org/3/ISAAC/public/091423/2023-09-06\\_Automotive%20camera%20PHY%20requirements%20study\\_V2.1.pdf](https://www.ieee802.org/3/ISAAC/public/091423/2023-09-06_Automotive%20camera%20PHY%20requirements%20study_V2.1.pdf)

This link contains the original source of the picture in 802.3!

- This link is not cited by Houck et al
- The picture in the original link does not state 40nm

**TDD PHYs are being actively demonstrated by Imager silicon vendors, paving the path to integration of TDD serializers in imager ICs.**

**There is NO evidence of ACT PHY support for imager integration!**



IEEE 802.3dm – September 2025, Minneapolis Page 16

## Incorrect, corrections needed

**Misleading:** TDD is not ASA – why is information of another standard's plugfest shown in 802.3dm is this appropriate for IEEE?

Information on how ASA MLE is not TDD:

[Evolution of 802.3dm: From GMSLE to ACT and Beyond](#)

TDD = Timing Driven

ASA = Protocol Driven

**Incorrect:** ASA-ML has not been proposed to 802.3dm only ASA MLE



**Incorrect:** ASA ML/ASA MLE and TDD are not interoperable  
Does TDD PHY proposed in 802.3dm operate with ASA-ML parts?

**Slides 4, 5, 6, and 7** describe this relationship

[Evolution of 802.3dm: From GMSLE to ACT and Beyond](#)

## Crystal-less Summary

- Clock recovery was passed by a motion to be an 802.3dm **objective**
- Crystal-less operation for TDD is **demonstrated** in [Ng\\_3dm\\_01\\_05122025.pdf](#)



### ACT Limitations

- It has been demonstrated that **DME signal accumulates data-dependent jitter**
- Without equalization, the **jitter is excessive** for proper clock recovery
- **Clause 98 Autoneg is not shown to work** for ACT crystal-less operation

### TDD Advantages

- During upstream burst, **3Gbps signal** available for clock recovery circuit. This is **>10x better** than ACT signal.
- During quiet gaps, modern **digital PLLs easily hold** the learned frequency
- Incoming signal that is used for clock recovery has **better jitter properties** than ACT signal
- TDD startup is **inherently ok** for crystal-less operation

## Incorrect, corrections needed


**Incorrect:** Differential Manchester Encoded (DME) modulation is a mature and robust method which has been used for decades in communications

**Incorrect:** Clause 98 is an optional part of the ACT proposal and has nothing to do with ACT crystal-less operation

**Incorrect:** Incoming signal does not have better jitter properties than a DME ACT signal with proper timing recovery.

## Crystal-less and Autoneg

- 55% of survey participants from the automotive industry may use autoneg  
[matheus\\_ISAAC\\_02\\_01092024.pdf](#)



### ACT Limitations

- Clause 98 Autoneg **is not shown to work** for crystal-less operation

### TDD Advantages

- Has **inherent** ("free") autoneg for high-speed during startup (via capability exchange)
- Crystalless operation is not affected by autoneg or startup

IEEE 802.3dm – September 2025, Minneapolis

Incorrect, correction needed

Will come back to in Future  
Not enough time

## Cable Length

P802.3dm adopted a 15m length objective


- Shown to be adequate for all passenger cars, utility vans, and city/regional buses  
([matheus\\_jonsson\\_dalmia\\_ISAAC\\_01\\_1411202327\\_v1.0.pdf](#), [matheus\\_ISAAC\\_03\\_1411202327\\_v1.0b.pdf](#))
- The need for longer cable not substantiated
- Potential volume in other markets (industrial automation, aerospace) small with no impact into automotive market

### ACT Limitations

- Cable length limitations known with incumbents [video/6314704574112](#)
- Link length cannot be better for ACT than for incumbents
- Smaller SNR margin than TDD limits the reach

### TDD Advantages

- Sufficient SNR margin to cover longer cable reach with standard cables
- >20m achievable with common cable, more if needed
- Re-use of channel and component specification possible



Per the velocity factor assumptions of the previous slide, the worst case is:

- Total Delay =  $(5.05 \times 3) + (5.05 \times 12) + (\text{connector delay}) \approx 76 \text{ ns}$   
With slowest version of coax cable

- >20m easily achievable with e.g. 90 ns delay limit  
→ Length is IL limited and not delay limited

## Incorrect, corrections needed

**Incorrect:** SNR does not cover the Link Delay issues as described in the comparison presentation.

**Incorrect:** Collisions will occur – **Slide 5** comparison table under Long Cable Length

[https://ieee802.org/3/dm/public/adhoc/062625/jonsson\\_3dm\\_01\\_06\\_26\\_25.pdf](https://ieee802.org/3/dm/public/adhoc/062625/jonsson_3dm_01_06_26_25.pdf)

**Incorrect:** Both references do not provide data disagreeing with 15meters

Only referenced for BMW X5, X6, X7 – Where is the market data for other vehicles? This only shows 11m's

**Misleading:** [hogenmuller\\_01\\_0512.pdf](#) requests 40 meters for commercial vehicles – which is reference on **slide 4**

[https://www.ieee802.org/3/ISAAC/public/1123/matheus\\_jonsson\\_dalmia\\_ISAAC\\_01\\_1411202327\\_v1.0.pdf](https://www.ieee802.org/3/ISAAC/public/1123/matheus_jonsson_dalmia_ISAAC_01_1411202327_v1.0.pdf)

## Future for Higher Rates

Higher rates might be of interest for downstream and upstream

- Higher DS data rates (esp. 15 Gbps, 25 Gbps), e.g. [zimmerman\\_3ISAAC\\_01b\\_012224.pdf](#)
- Higher US data rates (esp. 1 Gbps), e.g., [matheus\\_ISAAC\\_01c\\_10042023.pdf](#)

### ACT Limitations

- Upstream rates such as 1Gbps and 2.5Gbps are **non-linearly difficult** to achieve for ACT scheme
- As the ratio of downstream to upstream frequencies that overlap, **the echo problem gets harder**
- Claims of upstream receiver not needing equalization do not hold any merit at these rates

### TDD Advantages

- Upstream rates such as 1Gbps and 2.5Gbps are **easy to achieve** for TDD scheme
- TDD PHY scales LINEARLY** to higher speeds as shown in the table below! It shows how TDD scales to **25G** and **50G**
- In an example below, only DS line rate and the number of RS frames are **changed linearly**
- No other change** is made for the purpose of demonstrating feasibility!

DS Line Rate (Gbps)		DS										US										Target (Gbps)	DS [m/s]	US [m/s]	Total [m/s]	DS Payload (Gbps)	DS Data Rate (Gbps)	US Payload (Gbps)	Up Data Rate (Gbps)																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
		RS Header (bits)	RS Block (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)									RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)	RS Length (bits)

IEEE 802.3dm – September 2025, Minneapolis

Page 20

## Incorrect, corrections needed

**Incorrect:** Ignored the IBGs

See presentation breakdown that describes this behavior **Page 16**  
[https://www.ieee802.org/3/dm/public/0725/Houck\\_Cordaro\\_3dm\\_01b\\_07292025.pdf](https://www.ieee802.org/3/dm/public/0725/Houck_Cordaro_3dm_01b_07292025.pdf)

**Incorrect:** 30Gbps Downlink = 23.89Gbps payload  
 $8.6667/9.6 = 0.90278$

$0.90278 \times 64/65 \times 122/130 = 0.83231 \times 30\text{Gbps} = 25.03\text{Gbps}$

Now with Overhead included =  $30\text{Gbps} \times 0.79644 = 23.89\text{Gbps}$


$25\text{Gbps}/0.79644 = 31.38\text{Gbps}$  total bandwidth

**Incorrect:** 1Gbps is currently not apart of the PAR/objectives

**Misleading:** Echo is hard for both TDD and ACT at 25Gbps

TDD will likely have to change IBG to allow more frequency content to settle – Meaning not compatible with 2.5/5.0/10Gbps timing

## PHY-level Sync



It is desirable to **synchronize camera shutters** in certain use cases (e.g. 360° images)  
Legacy implementations use GPIOs from the SoC to send vsynch signals using hardware.  
Unsynchronized videos cause the need for a larger video buffer.  
802.3 PHYs do not incorporate a special side channel for GPIOs

### ACT Limitations

ACT **higher layer protocol support is needed** for synchronization  
**Requires IEEE 802.1AS TSN** (about 80ns accuracy) to be adapted for asymmetric communication  
Requires **changes from known** implementations (both hardware and software)

### TDD Advantages

**Inherent** precision time base in the PHY layer  
**+/- 5.3 ns accuracy** for delay compensated GPIO for shutter synchronization  
**Leverages** from known implementations (ASA-ML)

## Incorrect, corrections needed

Delay compensation is a feature that can be implemented in ACT.  
SERDES accomplishes delay compensation without TSN

This is an implementation decision and not a part of the 802.3dm PAR/objective.

This is not unique to TDD. It was copied from SERDES, which originally invented this feature.

ACT does not require hardware and software changes it has built in low latency behavior

**Incorrect:** TSN is not required for ACT.

**Incorrect:** ACT GPIOs are fast-acting, as stated last September (Hamburg) , and were the reason ASA-MLE did not move forward. TDD is now proposed due to latency issues.


Review the entire presentation for the history of latency in 802.3dm:

[https://www.ieee802.org/3/dm/public/0924/Houck\\_Fuller\\_3dm\\_03\\_0917.pdf](https://www.ieee802.org/3/dm/public/0924/Houck_Fuller_3dm_03_0917.pdf)

Where did the 5.3ns accuracy come from? No link or calculation or method explaining.

No reasoning behind why this is needed for customers and more importantly why the standard needs this





## Incorrect, corrections needed

**Misleading:** This is an implementation decision

**Misleading:** All the ACT dies are far more competitive in price than the TDD PHY as mentioned in previous slide

**Misleading:** This is an implementation decision not an advantage

**Incorrect:** This is a disadvantage when comparing optimized product

TDD – 2 x FAST TX/RX PHYs capable of 12Gbps – More die size compared to ACT not cost competitive to ACT now

ACT 1 x FAST RX and 1 x FAST TX

## Eco-System Summary

- Conformance & interoperability PHY specification are only the first step for wide market adoption. A fully established eco-system is required to successfully deploy a particular technology in automotive market.
- This eco-system comprises (among other)
  - a physical layer specification,
  - silicon availability (multi-vendor solution),
  - test houses (conformance, interoperability, and EMC testing),
  - testability (multiple test equipment vendors),
  - channel & components (cable, connector, magnetic vendors) and EMC test specification
- **ACT Limitations**
  - **No** available eco-system to leverage from
  - **New** channel and component specifications required
  - **Few commonalities** between proprietary SerDes and ACT (different Baud rate, different US modulation)
- **TDD Advantages**
  - Eco-system **available**
  - **Re-use** of channel & component as well as EMC specification
  - **6+ vendors with extensive experience**

## Incorrect, corrections needed

**Incorrect:** ASA has not been proposed to 802.3dm - no 802.3dm proposed TDD has a working PHY

**Misleading:** ASA and TDD are not interoperable – there has been no proposal on this

Does TDD PHY proposed in 802.3dm operate with ASA parts?

Slides 4, 5, 6, and 7 describe this relationship

[Evolution of 802.3dm: From GMSLE to ACT and Beyond](#)

### Summary

	TDD	ACT
Crystal-less	Demonstrated	Breaks auto-negotiation
EMC	Proven robust	Incomplete disclosure suggests real issues
Power, Size, Complexity	Suited to the application	Higher DS latency, no on-demand EEE possible
Higher speed	Lowest complexity (simple scaling)	Requires complete overhaul
Cable Length	Supports objective of >15meters with higher SNR margin	Lower SNR margin
Interoperability	Proven interop between 5 vendors for TDD-based ASA-ML	No
Integration	Proven support from imager vendors	No evidence of support
PHY-level SYNC	Inherently built into TDD	Not Defined
Ecosystem	Exists to leverage from	Years behind
Number of Implementations	Optimal for creating variants of chips needed to serve the market	Unreasonably large number of chips needed to serve applications

IEEE 802.3dm – September 2025, Minneapolis

Page 24

## Incorrect, corrections needed

**Incorrect and Misleading:** Requires clarification to table with possible corrections discussed above

Thank You