

PAF_BadFragmentReceived: this signal is asserted to indicate that a fragment has been received which does not fit into the sequence expected by the frame assembly function. The errored fragment has been discarded and the frame buffer flushed to the next valid frame start. The corresponding register is defined in ~~45.2.3.28~~45.2.3.28.

PAF_LostFragment: this signal is asserted to indicate that a fragment (or fragments) expected according to sequence has not been received by the frame assembly function. The missing fragment (or fragments) has been skipped and the frame buffer flushed to the next valid frame start. The corresponding register is defined in ~~45.2.3.29~~45.2.3.29.

PAF_LostStart: this signal is asserted to indicate that the packet reassembly function did not receive a StartOf Packet indicator in the appropriate sequence. The corresponding register is defined in ~~45.2.3.30~~45.2.3.30.

PAF_LostEnd: this signal is asserted to indicate that the packet reassembly function did not receive an End-OfPacket indicator in the appropriate sequence. The corresponding register is defined in ~~45.2.3.31~~45.2.3.31.

61.2.2.7.3 PHY PMI aggregation register functions

~~Clause 45~~Clause 45 defines two bits in the EFM copper control register (see ~~45.2.3.18~~45.2.3.18) to control the PAF function. PAF_available is used to indicate that the system has the capability to aggregate PMIs, PAF_enable is used to control whether this ability is enabled or not. In all cases, the PAF_available bit is read-only; the PAF_enable bit is read-only unless the PAF_available bit is asserted, in which case the PAF_enable bit is write/read.

For CO-subtype devices, both the PAF_available and the PAF_enable bits are only accessible locally, the PAF_enable bit is writeable.

For CPE-subtype devices, both the PAF_available and the PAF_enable bits are locally read only and remotely readable. The PAF_enable bit is remotely writeable.

~~Clause 45~~Clause 45 defines 2 registers which relate to the PHY PMI aggregation function: the PMI_Available_register (see ~~45.2.3.20~~45.2.3.20) and the PMI_Aggregate_register (see ~~45.2.3.21~~45.2.3.21). Additionally the remote_discovery_register and Aggregation_link_state_register shall be implemented.

The PMI_Available_register is read-only for CO-subtype and may be writeable for CPE-subtype (in order to restrict CPE-subtype connection capability according to ~~45.2.3.20~~45.2.3.20). It indicates whether an aggregateable link is possible between this PCS and multiple PMD's. For a device that does not support aggregation of multiple PMIs, a single bit of this register shall be set and all other bits clear. The position of bits indicating aggregateable PMI links correspond to the PMA/PMD sub-address defined in ~~Clause 45~~Clause 45.

For CPE-subtype devices, the PMI_Available_register may optionally be writeable by the local management entity. The reset state of the register reflects the capabilities of the device. The management entity (through ~~Clause 45~~Clause 45 access) may clear bits which are set, in order to limit the mapping between MII and PMI for PMI aggregation. For CPE-subtype devices, PMD links shall not be enabled (such that no handshaking starts) until the PMI_Available register has been set to limit the connectivity such that each PMI maps to one, and only one MII (~~45.2.3.20~~45.2.3.20).For CPE-subtype devices, until this conditions is met, the device shall not repond to or initiate any G.994.1 handshaking sessions, on any of its PMI's. Multiple PMI's per MII are allowed.

The PMI_Aggregate_register is defined in ~~Clause 45~~Clause 45. For CO-subtype devices, access to this register is through ~~Clause 45~~Clause 45 register read and write mechanisms. For CPE-subtype devices the register may be read locally through ~~Clause 45~~Clause 45, reads and writes shall be allowed from remote devices

1 via the remote access signals passed across the γ -interface from the PMA (see 61.2.3.1). The operation of the
2 PMI_Aggregate_register for CPE-subtype devices is defined as follows:

- 3 a) If the remote_discovery_register is clear then the PMI_Aggregate_register shall be cleared.
- 4 b) If write_remote_Aggregation_reg is asserted, the contents of remote_write_data bit zero is written
5 to ~~PMI_Aggregation_register~~ PMI_Aggregate_register in the bit location corresponding to the
6 PMA/PMD from which the request was received. Acknowledge_read_write is asserted for one octet
7 clock cycle.
- 8 c) If read_remote_Aggregation_reg is asserted, the contents of ~~PMI_Aggregation_register~~
9 PMI_Aggregate_register are placed onto remote_read_data bus, bits 31 through 0. Unsupported bits
10 are written as zero if the full width of PMI_Aggregation_register is not supported.
11 Acknowledge_read_write is asserted for one octet clock cycle.

12
13 The remote_discovery_register shall be implemented for CPE-subtype devices. The
14 remote_discovery_register may be read locally through ~~Clause 45~~ Clause 45 register access mechanisms.
15 The remote_discovery_register shall support atomic write operations and reads from remote devices via the
16 remote access signals passed across the γ -interface from the PMA (see 61.2.3.1). The operation of the
17 remote_discovery_register for CPE-subtype devices is defined as follows:

- 18 a) If read_remote_discovery_reg is asserted, the contents of remote_discovery_register are placed onto
19 remote_read_data bus. Acknowledge_read_write is asserted for one octet clock cycle.
- 20 b) If write_remote_discovery_reg is asserted, the action depends on the contents of
21 remote_discovery_register. If the remote_discovery_register is currently clear (no bits asserted), the
22 contents of the remote_write_data bus are placed into the remote_discovery_register. The new con-
23 tents of remote_discovery_register are placed on the remote_read_data bus.
24 Acknowledge_read_write is asserted for one octet clock cycle. Else if the remote_discovery_register
25 is not currently clear (any bit asserted), no data is written. The old contents of
26 remote_discovery_register are placed on the remote_read_data bus. NAcknowledge_read_write is
27 asserted for one octet clock cycle. If multiple write_remote_discovery_reg signals are asserted (from
28 multiple γ -interfaces) they shall be acted upon serially.
- 29 ~~e) If clear_remote_discovery_reg is asserted, the remote_discovery_register is cleared. The new con-~~
30 ~~tents of remote_discovery_register are placed on the remote_read_data bus.~~
31 ~~NAcknowledge_read_write is asserted for one octet clock cycle.~~
- 32 d) If clear_remote_discovery_reg is asserted, the action depends on the contents of
33 remote_discovery_register. If the contents of the remote_write_data bus match that of the the
34 remote_discovery_register, the remote_discovery_register is cleared, the PMI_Aggregate_register is
35 cleared, the new contents of remote_discovery_register are placed on the remote_read_data bus, and
36 Acknowledge_read_write is asserted for one octet clock cycle. If the contents of the
37 remote_write_data bus do not match that of the the remote_discovery_register, the
38 remote_discovery_register is unchanged, its contents are placed on the remote_read_data bus, and
39 NAcknowledge_read_write is asserted for one octet clock cycle.
- 40 e) If the logical AND of the Aggregation_link_state_register and the PMI_Aggregate_register is clear
41 then a timeout counter shall be started. If this condition continues for 30 seconds (the timeout
42 period) then the remote_discovery_register shall be cleared.

43
44 Note that a single device may be implemented which has multiple MII interfaces and (therefore) multiple
45 PCS instances. There shall be one remote_discovery_register per PCS instance. The PMI_Available_register
46 shall be set prior to the enabling of links so that each PMA/PMD is linked to only one PCS. Access to the
47 remote_discovery_register (read or write) shall be restricted to PMA/PMD instances for which the corre-
48 sponding PMI_Available_register bit is asserted.

49
50 The Aggregation_link_state_register is a pseudo-register corresponding to the PCS_link_state bits from
51 each γ -interface in the appropriate bit positions according to the PMA/PMD from which the signal is
52 received. Bits corresponding to unsupported aggregation connections are zero.

53
54 The remote access mechanisms for the PMI aggregation registers are defined in 61.3.12.