

101.3.2.2 64b/66b Encode

The 64b/66b encoder shall perform the functions specified as shown in {Figure 49–14}. The 64b/66b encoding process is as described in {49.2.4}, with the following exceptions:

- a) the 64b/66b encode process in EPoC PCS operates on 72-bit vectors obtained from the output of the Idle control character deletion process (see 101.3.2.1), rather than directly from the XGMII; and
- b) the 64b/66b encode process in EPoC PCS operates on bursty data stream produced by the Idle control character deletion process, unlike in 10GBASE-R PCS, where data stream to the input of the 64b/66b encoder is taken directly from the XGMII and hence continuous.

**101.3.3.6 64b/66b Decode**

The 64b/66b decoder shall perform the functions specified as shown in {Figure 49–15}. The 64b/66b decoding process is as described in {49.2.11}, with the following exceptions:

- a) the 64b/66b decode process in EPoC PCS produces 72-bit vectors fed into the Idle control character insertion process (see 101.3.3.7), rather than directly into the XGMII; and
- b) the 64b/66b decode process in EPoC PCS operates on bursty data stream produced by the FEC decoder, unlike in 10GBASE-R PCS, where data stream to the input of the 64b/66b decoder is taken directly from the descrambler and hence continuous.

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54