EPoC TDD – Data Detector and Downstream PCS Considerations


Andrea Garavaglia and Patrick Stupar (Qualcomm)

Background and Scope

- During the last IEEE 802.3bn meeting, the first baseline proposal for EPoC has been approved by the Task Force, covering MPCP aspects for TDD mode operations
- Contributions presented in San Antonio (see law_01a_1112.pdf in [1]) and Phoenix (garavaglia_02a_0113.pdf in [3]) also highlighted that TDD has also impacts on the PCS aspects of EPoC, more in particular for the signaling to the PMD layer of transmission/reception bursts
 - "Data detector operates in 'burst' mode in both the CLT and CNU since the CLT is effectively operating in burst mode for TDD Operation" – [1]
 - "CLT PCS needs to be modified to accommodate switching between transmit and receive in CLT" – [3]
- This presentation illustrates how this can be achieved in EPoC, within the scope of the PCS sub-layer Clause, focusing on the TDD DS aspects
 - For upstream, some issues are common to FDD and TDD

TDD DS aspects for PCS – Clause 101

TDD Transmission – PCS Impact



Multipoint MAC Control – from [1] "IEEE 802.3 Architecture" – law_01a_1112.pdf


PAGE 4 | IEEE 802.3bn

TDD DS Transmission – CLT PCS Impact

- The CLT PCS needs to trigger the switch between DS (TX) to US (RX) mode (and vice versa) of the PMD
 - When the DS window is open the PHY layer can transmit
 - When the US window is open the PHY layer shall not transmit
- Data detector in the PCS needs to identify the DS and US windows and provide signal to PMA for switching between TX/RX
 - Can be derived from 10G-EPON specification, Clause 76.3.2.5, applying to the CLT in DS the same principles applied for US burst in ONU
 - Input process for data detector derived from figure 76-16
 - Output process for data detector derived from figure 76-17, in particular from 76-17(a) for FDD and 76-17(b) for TDD


TDD DS Transmission – Timeline


- TDD configuration is established (e.g. via OAM) in the CLT and indicated to the MAC Control agent
- The CLT MAC Control can start transmission according to the configured TDD cycle, which propagates to the CLT PCS
- Data Detector in the CLT commands the switch between TX and RX at PMA via signaling, similar to what done in ONU for 10G-EPON



TDD Downstream – PCS Layer View (see [4])


- In TDD mode, the CLT transmitter includes a signal from the PCS data detector to the PMD to switch between transmit (DS) and receive (US) operations
- The signal is similar to what done in the US direction bursts and can be derived in similar way





PAGE 7 | IEEE 802.3bn

TDD Downstream – Signals



- Clock recovery and gain control achieved via OFDM pilots no Sync Pattern
- Burst delimiter and EOB replaced by Start and End markers

PAGE 8 | IEEE 802.3bn

TDD DS Data Detector – Input Process

BEGIN Reuse input process as in 10G-EPON, INIT some parameters may FifoSize $\leftarrow 0$ need to be adjusted UCT once TDD WAIT_FOR_BLOCK configuration and PHY decisions are finalized SUDR * tx coded<1:0> = SH DATA SUDR * tx coded<1:0> = SH CTRL Define new variable • RECEIVE CTRL BLOCK RECEIVE DATA BLOCK *Receiving*, which is set IdleBlockCount \leftarrow -1 IdleBlockCount ++ Transmitting \leftarrow true to TRUE during !Transmitting * UCT reception time ELSE FifoSize > 2REMOVE FIFO HEAD RemoveFifoHead() ELSE FifoSize > 2ADD BLOCK TO FIFO <u>Note</u>: the diagram will be FIFO DD[FifoSize] \Leftarrow tx coded<65:0> FifoSize ++ updated once decision about UCT burst structure and TDD parameters are finalized

IEEE 802.3-2012, Clause 76, Section 76.3.2.5, Figure 76-16


PAGE 9 | IEEE 802.3bn

Victoria, BC

TDD DS Data Detector – Output Process

- Reuse output process of 10G-EPON ONU for the TDD CLT, with changes:
 - Define new variable *Receiving*, which is set to TRUE during reception time
 - *PMA_SIGNAL.request* signals switch between transmission and reception, toggling the PMD
 - Rename LASER -> RF
 - Burst preamble/delimiter may be different or may not exist - to be adjusted once TDD configuration and PHY decisions are finalized
 - FEC parameters, *SyncLength* and *DelayBound* to be defined once TDD configuration and PHY decisions are finalized

<u>Note</u>: the diagram will be updated once decision about burst structure and TDD parameters are finalized



IEEE 802.3-2012, Clause 76, Section 76.3.2.5, Figure 76-17b

Victoria, BC

References

- [1] law_01a_1112: "IEEE P802.3bn Architecture" Juan Montojo (Qualcomm), David Law (HP), Marek Hajduczenia (ZTE), Ed Boyd (Broadcom)
- [2] **garavaglia_02a_1112**: "Further Details on TDD" Andrea Garavaglia (Qualcomm)
- [3] **garavaglia_02a_0113**: " EPoC TDD (baseline proposal)", Andrea Garavaglia and Patrick Stupar (Qualcomm)
- [4] hajduczenia_3bn_01_0513: "IEEE Draft P802.3bn / D0.10 Clause 101", Marek Hajduczenia (ZTE)