•	8802-3/802.3 REVISION REQUEST 1170
+==	===========++++++++++++++++++++++++++++
DATE: NAME: COMPANY/AFFILIATION: E-MAIL:	15th Sept, 2005 Yair Darshan PowerDsine yaird@powerdsine.com
REQUESTED REVISION: STANDARD: CLAUSE NUMBER: CLAUSE TITLE:	IEEE802.3-2005 33.2.8.1 Output voltage
PROPOSED REVISION TE	XT:
Add the following te	xt to 33.2.8.1 after the end of the 2nd line:
_	be within $44\text{V}$ to $57\text{V}$ range under the load ed in table $33-5$ item 8.
Output voltage may b 33-5 item 10.	e lower than 44V under the load conditions of table
See figure 33C.6.	
33-5 item 5 for a lirthat charges the PD	PSE supplies a limited current as defined by table nited time defined by 33.2.8.5 and table 33-5 item 11 input capacitance, causing to Vport to ramping up reaches its steady state per items 1 and 2 in table
RATIONALE FOR REVISI	ON:
The additional text and 10 as described	meant to clarify the outcome of table 33-5 items 8 in figure 33C.6.
limited time duration	n this condition, Iport may reach to 400mA for a n and Vport Is still keep its operating voltage range namic load change up to 400mA in the PD per table 33-
ILIM*RLOAD while RLC specifications. Due	In this condition Vport may drops to a voltage of AD is the PSE load as defined by the PD to the fact that ILIM>>350mA then Vport during short y be lower than 44V.
	SE is charging the PD DC/DC input cap through a her dissipative element until steady state is

54

1 2