

Implementation Study of Gigabit Copper Ethernet Receivers

Stephen Oh, Ph. D.
DSP Technology Group
National Semiconductor

Motivation

- ❑ Three Competing Proposals for Gigabit LAN modem
 - ✓ 25 QAM
 - ✓ 12 CAP
 - ✓ PAM (5 level)
- ❑ Question
 - ✓ Are these proposals implementable and/or cost effective with the current (or 2 years later) technology?

Five Criteria for 100BASE-T

- ❑ Broad Market Potential
- ❑ Economic Feasibility
 - ✓ Cost factors known, reliable data
 - ✓ Reasonable cost for performance expected
 - ✓ Total installation costs
- ❑ Compatibility with IEEE 802.3
- ❑ Distinct Identity
- ❑ Technical Feasibility
 - ✓ Demonstrated feasibility
 - ✓ Proven Technology
 - ✓ Confidence in reliability

Scope of the study

- No transmitter
- Only receivers
 - ✓ Adaptive filters only
 - ✓ No matching filter
 - ✓ No frequency/phase recovery
 - ✓ No control/memory calculation
 - ✓ No Viterbi decoder
 - ✓ No timing recovery
- DFE/NEXT/EC use sign-shift operations
 - ✓ No multipliers
- FFE: multiplier needed
- Coeff. update requires only 1/4 hardware
- CAP/QAM complex
- PAM real operations

✓ **Minimum Assessment**

Assumptions (1)

- ❑ FFE (Feed-forward Equalizer) ❑ DFE/NEXT/EC
- ✓ Requires multiplier
 - 7x12 (CAP/QAM), 6x12(PAM)
- ✓ CAP uses T/3 FSE
- ✓ CAP uses phase-splitting FFE (2x real taps)
- ✓ QAM: complex operation
- ✓ PAM: real operation
- ✓ 12 bit coefficients
- ✓ Use symbols (+/-1, etc)
- ✓ No need to use multiplier for efficient implementation (CAP)
- ✓ 10 bit coefficients
- ✓ QAM/PAM need 3x10 multiplier

Accumulator size			
DFE	FFE	NEXT	EC
QAM/CAP	16	21	16
PAM	16	22	21

Assumptions (2)

- ❑ Gate estimate for small cell
 - ✓ 7x12 multiplier: 800 gates
 - ✓ 6x12 multiplier: 650 gates
 - ✓ 3x10 multiplier: 330 gates
 - ✓ Signshift: 6 gates
 - ✓ Full adder: 10 gates
 - ✓ Flip-flop: 8 gates
- ❑ All gate estimates are “**conservative**”
- ❑ CAP @ 83.3 MHz
- ❑ PAM @ 125 MHz
- ❑ QAM @ 125 MHz

Cell Calculation			
7x12 mult	800	16bit acc	288
6x12 mult	700	20bit acc	360
signshift	4	21bit acc	378
FA	10	22bit acc	396
Flip-flop	8	3x10 mult	330
Gate Estimate / TAP			
	CAP	PAM	QAM
DFE	328	618	618
FFE	1178	1096	1178
NEXT	328	708	690
EC	400	708	690
#TAPs	DFE	FFE	NEXT
CAP	8	24	12
PAM	10	20	80
QAM	6	9	30
			EC
			64
			120
			45

Formula

- | | | |
|--|---|---|
| <ul style="list-style-type: none"> ❑ CAP/PAM/QAM ✓ 4 receivers ✓ 25% overhead for updating | <ul style="list-style-type: none"> ❑ CAP | <ul style="list-style-type: none"> 5 * (4*DFE + 2*FFE + 12*NEXT + 4*EC) |
| <ul style="list-style-type: none"> ❑ CAP | <ul style="list-style-type: none"> ❑ QAM | <ul style="list-style-type: none"> 20 * (DFE + FFE + 3*NEXT + EC) |
| <ul style="list-style-type: none"> ✓ 4 real taps for DFE/NEXT/EC ✓ 2 real taps for FFE | <ul style="list-style-type: none"> ❑ PAM | <ul style="list-style-type: none"> 5 * (DFE + FFE + 3*NEXT + EC) |
| <ul style="list-style-type: none"> ❑ QAM ✓ 2 real taps @ 2x speed ✓ use 3x10 multiplier for 5 level | <ul style="list-style-type: none"> ❑ PAM | <ul style="list-style-type: none"> 1 real tap for real operation ✓ use 3x10 multipliers for 5 level |



Gate Estimates

#TAPs	Number of TAPs			
	DFE	FFE	NEXT	EC
CAP	8	24	12	64
PAM	10	20	80	120
QAM	6	9	30	45

$$\text{CAP} = 10 * (2 \text{ DFE} + \text{FFE} + 6 \text{ NEXT} + 2 \text{ EC})$$

$$\text{PAM} = 5 * (\text{DFE} + \text{FFE} + 3 \text{ NEXT} + \text{EC})$$

$$\text{QAM} = 20 * (\text{DFE} + \text{FFE} + 3 \text{ NEXT} + \text{EC})$$

	#gates	# transistors	speed
CAP	1,083,360	4,333,440	83.3 MHz
PAM	1,414,900	5,659,600	125 MHz
QAM	2,149,200	8,596,800	62.5 MHz
QAM2	1,074,600	4,298,400	125 MHz


Example:

$$\text{CAP} = 10 * (2 * 8 * 328 + 24 * 1178 + 6 * 12 * 328 + 2 * 64 * 400)$$

(*) QAM2: 2*real tap, but running @ 2x speed


Analysis

- ❑ Total receiver = 1.3 * adaptive filters (“aggressive”)
- ❑ Pentium CPU = 4 mil. transistors(*)
- ❑ All proposed systems are larger than the Intel’s Pentium (or Sun’s UltraSparc)
- ❑ PAM is larger and consumes more power than CAP/QAM
- ❑ Not cost effective
 - ✓ Modem chip will be as expensive as a Pentium class chip
 - ✓ Power consumption
 - ✓ Issue on Criteria 5



So, what's next?

- A New Proposal
 - ✓ 1 Gb LAN uses 4 UTP
 - ✓ Dual-Duplex Transceiver over 4 pairs
 - 2 x 500 Mbps transmitter / 2 pairs
 - 2 x 500 Mbps receiver / 2 pairs
 - ✓ Two NEXT cancellers (not three) needed
 - ✓ No Echo canceller required



Dual Duplex System


- ❑ A New System
 - ✓ 500 Mbps for each pair
 - ✓ Use 64 QAM/CAP
 - ✓ Baud rate = 83.3 MHz
 - ✓ Sampling frequency = 250 MHz
- ❑ Key Issues
 - ✓ Implementation complexity
 - ✓ Performance margin for BER = 10^{-10}
 - ✓ Data conversion precision

Implementation Complexity

- ❑ Same Gate Calculation
 - ✓ Filter uses 8x12 multiplier (950 gates) for FFE
 - ✓ Use 3x10 multiplier for DFE/NEXT
 - ✓ Tap numbers are same as QAM/CAP system
 - ✓ Two NEXT cancellers
 - ✓ No Echo Canceller

	$CAP = 10 * (2 DFE + FFE + 6 NEXT + 2 EC)$		
	$PAM = 5 * (DFE + FFE + 3 NEXT + EC)$		
	$QAM = 10 * (DFE + FFE + 3 NEXT + EC)$		
	$New/QAM = 5 * (DFE + FFE + 2 NEXT)$		
	$New/CAP = 5 * (2 DFE + FFE + 4 NEXT)$		
	#gates	# transistors	speed
CAP	1,083,360	4,333,440	83.3 MHz
PAM	1,414,900	5,659,600	125 MHz
QAM	1,074,600	4,330,240	125 MHz
New/CAP	359,280	1,437,120	83.3 MHz
New/QAM	264,510	1,058,040	125 MHz

- ❑ Complexity Comparison
 - ✓ 32% of CAP
 - ✓ 24% of QAM
 - ✓ 18-25% of PAM



Other Key issues

- ❑ Performance Margin
 - ✓ Target BER = 10^{-10}
 - ✓ Required SNR = 29.4 dB
 - ✓ Question
 - Is there enough performance margin?
 - We might have just enough margin due to less NEXT interference and no echo.
- ❑ Data Conversion Issue
 - ✓ ADC
 - Should run at 250 MHz
 - Required Precision: 7/8 bits?
 - 7 bit ADC @250MHz seems OK
 - ✓ New proposal needs 2 ADC's (not four)
- ❑ Lucent's Initial simulation study
 - Positive margin
 - 7 bit ADC @ 250 MHz
 - no DFE

Ongoing study in progress!

Conclusion

- ❑ The Existing Proposals are not cost effective
 - ✓ Do NOT meet criteria 4 and 5
- ❑ The new proposal is only 30% of the existing proposals in terms of gate numbers
 - ✓ Meets criteria 5 better than the existing proposals
- ❑ 7/8 bit 250 Msps ADC feasibility issue
- ❑ On-going study on unresolved issues by simulation with real data (not simulated data)